Digital Systems Section 2

Chapter (6)

STUDENTS-HUB.com

STUDENTS-HUB.com Uploaded By<mark>: _{anonymous</mark>in</mark>}

Registers and **counters** are practical examples of **clocked sequential** circuits

֍ A **register** consists of a group of **flip-flops** each is capable of **storing one bit** of information

- \bullet The group of FFs normally share a **common clock**
- ↇ **n‐bit** register consists of a group of **n** FFs capable of **storing n bits** (Each FF store 1-bit)
- ֍ **Registers** may have **combinational logic/gates** that affect its **operation** (Loading/Reading Operations)
	- **S Flip-flops hold** the data (bits)
	- ֍ **Gates determine** how the data (bits) is **transferred** into/from the register
- Registers are used in computers, calculators, and almost all electronic equipment these days. Any device must have registers to store binary data. A **memory unit** is an **array of registers**

֍ A **counter** is a **register** that goes through a **predetermined sequence** of binary **states** ↇ The **gates** in the counter are **connected** in such a way as to produce the **prescribed sequence** of states.

Counters are a **special type** of **register**

2STUDENTS-HUB.com

20 24 *Registers*

3STUDENTS-HUB.com

Various types of **registers** are available

- The simplest register \rightarrow **4-bit** Register
- ↇ Clear (R) is **0** → **clear/reset** the register to **all 0's asynchronously** \bullet Note the **bubble** at R \rightarrow Active **low** clear/reset
- ↇ Clear (R) is **1** → With each **+ve** Edge Clock, the **input** is **stored** The value of (**I0I1I2I³**) immediately **before** the clock edge determines the value of (**A0A1A2A³**) **after** the clock edge
- ↇ To **prevent** the **previously stored** value from **changing**:
	- 1) The Clock has to be **disabled Not Practical**
	- 2) Or the **same** value needs to be **passed back** to the inputs

USE: Parallel Load Approach

- ֍ **Registers** with **parallel load** are a fundamental building block in digital systems
- Synchronous digital systems have a **master clock generator** that supplies a continuous train of clock pulses
- ֍ The pulses are applied to **all flip‐flops and registers** in the system
- **S** The master clock acts like a drum that supplies a constant beat to all parts of the system
- ֍ A **separate control signal** must be used to decide **which** register **operation** will execute at each clock **pulse**
- ֍ **loading** or **updating** the register is The **transfer** of **new** information into a register
- ֍ The **loading** is in **parallel** if **all** the bits are **loaded simultaneously** at the **same** clock cycle
- **Recall:** To keep the **content** of the register **unchanged**:
	- 1) The **inputs** must be held **constant**
	- 2) Or The **clock** must be **disabled** from the circuit

4STUDENTS-HUB.com

Mohammed Khalil STUDENTS-HUB.com Uploaded By: anonymous

ENCS 2340

Registers with Parallel Load

20 24

- ֍ It is advisable to **control** the **operation** of the register **with** the **D inputs**, rather than controlling the clock of the FF 's
- **D** Use a **combinational** circuit to either **keep previous** value, or **load** a **new** one:
	- a) Load= **0** ➔ **keep previous** value
	- **b**) Load=1→ **accept (load)** new value from **I**'s

This can be constructed using a **2 x1 mux** with each **FF**

- ֍ A **shift** register is a register that is **capable of shifting (moving)** the binary information held in each cell to its **neighboring** cell, in a **selected direction**
- ֍ A **shift** register consists of a **chain** of **flip‐flops** in **cascade**, with the **output** of one flip‐flop **connected** to the **input** of the next flip‐flop
- ֍ **All** flip‐flops receive **common** clock pulses, which **activate** the **shift** of data from one stage to the next

With **each** clock cycle, the data will **move** from one **FF** to its **adjacent** one. The **SI** will get to the **far-left** FF and the **SO** will get out from the **right-most** FF

6STUDENTS-HUB.com

Unidirectional (left‐to‐right) 4-bit Shift register

STUDENTS-HUB.com **Unique Cuonal (leit-to-right) 4-bit Shirt register** Uploaded By: **anonymous**

- **S** This shift register is unidirectional (Does not support a left shift)
	- ֍ The **serial input** determines what goes into the **leftmost** flip‐flop during the shift.
- ֍ The **serial output** is taken from the output of the **rightmost** flip‐flop
- ֍ A **clear/reset** signal is required in practical designs (to reset the whole register to zero)

ENCS 2340

§ 5-bit shift-right register

S Initially the register is cleared (all 0s)

- ֍ Two main **Operation mode** for any digital system:
	- **1) Serial mode:** data is transferred and processed **one bit at a time**
		- ↇ Take **more time** to process a collection of data (**Slower**)
		- ↇ The hardware needed is **for a single bit** (**Simpler**)
		- Examples: USB cables, RS232
	- **2) Parallel mode:** data is transferred and processed **in parallel** (All at once)
		- ↇ Take only **1** clock cycle to process a collection of data (**Faster**)
		- ↇ The hardware needed is **for a n-bits** (**More Complex**)
		- Examples: Internal Memory Bus

Each Register has **n-bits**. The contents of A are **copied** into B, so that the contents of A remain **unchanged** (i.e., the contents of A are **restored** to their **original** value) **ENCS** 2340

֍ **Serial Adder**: **sequential** circuit that performs **serial addition**

- ֍ The **inputs** comes from **two shift registers (A,B)**
- ֍ A **single full adder** is used to add **one pair of bits** at a time along with the **carry**
- ֍ The **result** is **stored back** into one of the shift registers **(A)**
- The **carry out** is **stored** in a D-FF and is then used as the **carry input** for the next pair of significant bits

Only **1-FA** is used compared to **n** FAs in the **n**-bit binary adder

ENCS 2340

Shift control signal is used to control when the registers will be shifted \rightarrow control the next 2-bits addition

- ֍ Registers A & B hold the **two** binary numbers to be added
- **S** D-FF is reset to **0** (C_{in} is 0)
- The **SO** of both registers are **connected** to the **inputs** of the FA
- ֍ The **output** of the FF is connected to the **carry-in** input of the FA
- **S** is connected to **SI** of register A
- **Solution** C is connected to the D of the FF

After applying **n** clock pulses the sum **result** is stored in register (**A**)

13STUDENTS-HUB.com

Example: 4-bit serial adder

Mohammed Khalil STUDENTS-HUB.com Uploaded By: anonymous

- ֍ Follow a sequential circuit **design approach** and use **JK-FF** to store the **carry** ֍ Let the **LSB** bits from Reg.A and Reg.B → **x and y**
- ֍ **x and y** are **available** for every CLK since the Shift-Reg will provide a **new x and y** for each CLK
- ֍ The circuit will have: Two **inputs**, x, y, **Output** S for the sum , Carry that is stored in **Q**

$$
J_Q = xy, K_Q = x'y' = (x+y)', S = x \oplus y \oplus Q
$$

15STUDENTS-HUB.com

STUDENTS-HUB.com **WALLOWERS** NEWSLET WAS COMPUTED TO A Uploaded By: **anonymous**

$$
J_Q = xy, K_Q = x'y' = (x+y)', S = x \oplus y \oplus Q
$$

֍ A register that can shift in **one** direction (left **or** right) is called a **unidirectional** shift register ֍ A register that can shift in **both** directions is called a **bidirectional** shift register ֍ A register that can shift in **both** directions and has a **parallel load** capability is called a **Universal Shift Register**

In Universal Shift Register:

- \bullet The data **entered serially** by shifting can be **taken out in parallel** from the outputs of the flip‐flops
- ↇ The data **entered in parallel** can be **taken out in serial** fashion by shifting the data stored in the register

17STUDENTS-HUB.com

- **S** The Universal Shift Register has the following capabilities:
	- **D** A **clear** control to clear the register to 0
	- A **clock** input to synchronize the operations
	- A **shift‐right control** to enable the shift‐right operation
	- A **shift‐left control** to enable the shift‐left operation
	- A **parallel‐load** control to enable a parallel transfer
	- A **control** that leaves the data in the register **unchanged** in response to the clock
	- The **serial input and output** lines
	- **n parallel input lines** associated with the parallel transfer
	- **n parallel output lines** associated with the parallel transfer

Universal Shift Register

20 24 *Universal Shift Register*

20 24

֍ Universal Shift registers are often used to interface digital systems situated **remotely** from each other

- It will be **expensive** to use **n lines** to **transmit n bits** in **parallel** for a long distance.
- It is more economical to use a **single** line and **transmit** the information **serially**
- ֍ The **transmitter** accepts the **n‐bit data in parallel** into a **universal shift register** and then **transmits** the data **serially**.
- ֍ The **receiver** accepts the data **serially** into a **universal shift register** and then it can be **taken from the outputs** of the register **in parallel**
- ֍ The **transmitter** performs a **parallel‐to‐serial conversion** of data
- ֍ The **receiver** does a **serial‐to‐parallel** conversion

- ֍ In real life, A counter is a device which stores (and sometimes displays) the number of times a particular event or process has occurred.
- ֍ A **Counter** is a **register** that goes through a **prescribed sequence of states** upon the application of input pulses
	- 1) Input pulses may be **clock** pulses (CLK)
	- 2) Input may originate from **external** sources (Example: other signals like A, B, etc.)
- There are two types of counters:
	- **1) Synchronous** Counters
		- Input sequence occurs at a **fixed** interval of time
		- **All flip-flops are triggered by the same clock pulses.**
	- **2) Asynchronous** Counters (**Ripple** Counters)
		- Input sequence occurs at **random** (input occurrence time is not pre-defined)
		- **Each flip flop is triggered by the transition of other flip-flops.**
- ֍ A counter that follows the **binary** number **sequence** is called a **binary counter** (**n**-bit binary counter: count from **0** to **2 ⁿ -1**)

21STUDENTS-HUB.com

Binary Ripple Counters

- In **Ripple** Counters, a flip-flop output **transition serves as a trigger** for other flip‐flops. In other words, the **CLK** input of some or all flip‐flops **are triggered by the transition** that occurs in other flip‐flop outputs.
- **Binary ripple counter** consists of a series of **complementing flip-flops**.
	- Either **Count-up** or **Count-down**
	- Could be implemented using **D, T,** or **JK** FFs.
	- *C* Negative Edge or Positive Edge FFs could be used

- 1. The **first** FF is complemented **every** Clock Edge
- The **second** FF is complemented when the **first** FF is **changed from** $1 \rightarrow 0$.
	- (The **first** FF **acts** as the **Clock** for the **second** FF).

22STUDENTS-HUB. Same Applied for higher FFs. Communications of the Uploaded By: anonymous

Uploaded By: **Ahon W24**

20 24

2-bit Ripple Counter (JK-FF)

When **–Ve** Edge FF is used → Connect **Q** to the clock of the **next** FF

Mohammed Khalil STUDENTS-HUB.com Uploaded By: anonymous

23STUDENTS-HUB.com

 Q_1 (MSB)

Binary Ripple Counters (Count-up, +Ve Edge)

24S

20 24

3 5 6 $\overline{7}$ 8 **CLK** $\overline{2}$ $\overline{4}$ Q_0 (LSB) θ θ θ Ω Q_1 θ θ Q_2 (MSB) θ θ θ $\overline{0}$ **3-bit Ripple Counter (JK-FF)**

֍ Transition of **Q⁰** from **1 to 0** triggers FF1 and it's output is complemented (**Q**₁ is complemented)

֍ Similarly, as **Q1** changes from **1 to 0**, FF2 is triggered (**Q²** is complemented)

S This is exactly what happens in binary counting

Notice:

When $+Ve$ Edge FF is used \rightarrow Connect **Q'** to the clock of the **next** FF

STUDENTS-HUB.com Uploaded By: **anonymous**

Binary Ripple Counters (Count-up, -Ve Edge)

 (a)

20 24

Notice:

When **–Ve** Edge FF is used → Connect **Q** to the clock of the **next** FF

Uploaded By: **Abrimmed Khal**

25STUDENTS-HUB.com^{4-bit Ripple Counter (JK-FF) **Anonymous Counter (State of Counter Counter (DISTERN)**}

²⁴ *Binary Ripple Counters (Count -up, -Ve Edge)*

4 -bit Ripple Counter (T -FF & D -FF)

Important Points:

- 1) To activate the **complement** Mode in **JK/T** FFs \rightarrow connect Logic **1** (High) to the **JK/T** inputs.
- 2) To activate the **complement** Mode in **D** FFs → connect the **inverted** FF **output** (**Q '**) back to the **D** input.
- **3) Reset** Signal usually used to clear/reset the counter to the **initial** count/state at **any** time.
- 4) The **CLK** signal connected to the **first** FF is usually named **Count**

26 **Notice**: When **–Ve** Edge FF is used → Connect **Q <u>to</u> the clock of the next** FF STUDE Reset Uploaded By: A student By: A student By: and Uploaded By: and Dental By

27STUDENTS-HUB.com

4-bit Ripple Counter (D-FF) \mathcal{Q}_0 CLK **D** Ю. **Timing Diagram**

CLK Ω Ω \bigcap

28STUDENTS-HUB.com

 Q_3

Mohammed Khalil STUDENTS-HUB.com Uploaded By: anonymous

- ֍ A binary **count-down** counter is a binary counter with a **reverse** count
- **Initial** State is **All 1s** (4-bit counter starts with **1111**)
- ֍ Any bit in the sequence is **complemented** if its **previous** least significant bit goes from **0 to 1**

Same design as Count-up **Except**:

When $+Ve$ Edge FF is used \rightarrow Connect **Q** to the clock of the **next** FF

When **–Ve** Edge FF is used → Connect **Q'** to the clock of the **next** FF

Common Practice:

Count-Up: Use **Negative** Edge Count-Down: Use **Positive** Edge

Common Practice: Use **+Ve** Edge FF → Connect **Q** to the clock of the **next** FF

Binary Count UP (-Ve Edge)

Common Practice: Use **-Ve** Edge FF → Connect **Q** to the clock of the **next** FF

Mohammed Khalil STUDENTS-HUB.com Uploaded By: anonymous

 $\frac{20}{24}$

Common Practice: Use **+Ve** Edge FF → Connect **Q** to the clock of the **next** FF

Binary Count UP (-Ve Edge)

Common Practice: Use **-Ve** Edge FF → Connect **Q** to the clock of the **next** FF

Mohammed Khalil STUDENTS-HUB.com Uploaded By: anonymous

 $\frac{20}{24}$

32STUDENTS-HUB.com

- ֍ A **decimal** (**BCD**) counter follows a sequence of **10** states and **returns to 0** after the count of **9** \odot (Count 0→9 then restart to 0)
- \circledast **10** States → 4 FFs are needed ($2^3 = 8$, < 10 → 4 is needed)
- **BCD** counter sequence: $0000 \rightarrow 1001$ then restart to 0000
- **Common** Names: Decimal / BCD/ Decade

Notice: **Q⁸** and **Q²** FFs **reset** after the **10th** pulse In Binary Counter: $1001 \rightarrow 1010$ (Both Q3,Q1 = 1)

33STUDENTS-HUB.com

Point 3: \rightarrow Connect $\mathbf{Q_8}'$ to **J** input of $\mathbf{Q_2}$ Point 6: \rightarrow Connect **AND(Q₂,Q₄)** to **J** input of \mathbf{Q}_8 Point 7: → Connect **Q¹** to the Clock of **Q⁸**

֍ We can **cascade** BCD counters (connect in **series**) to obtain **multiple** decimal digits counter

To count from **0** to 999

- ↇ **Three** BCD counters is needed (**One** for **Each** Digit)
- ↇ Constructed by **connecting** the BCD counters in **cascade**

35STUDENTS-HUB.com Mohammed Khalil STUDENTS-HUB.com Uploaded By: anonymous**Remember**: All **ripple** counters are an **asynchronous** sequential circuits.

Typically, their design procedure follows that for Sequential circuits

- The design of a synchronous binary counter is so **simple** that there is **no need** to go through a sequential logic design process
- ֍ In a synchronous binary counter, the flip‐flop in the **least** significant position (**LSB**) is **complemented** with **every** pulse
- ֍ A flip‐flop in any **other** position is **complemented** when **all the bits** in the **lower** significant **positions** are **equal to 1**

36 TUDENTS^{hip Synchronous Binary Up Counter using T-FF (Example in Ch-5) Uploaded By: anonymous}

- **A**² **A**² complements every time the count pulses go from 1 to 0
- \bullet **A**₁ complements only when A₀ is 1 and goes to 0
- \bullet **A**₂ complements only when A_1 and A_0 are 1 and going to 0
- **A**₃ complements only when A_2 , A_1 and A_0 are all 1 and going to 0

Uploaded By: **anonym**

- ֍ Synchronous binary counters have a **regular pattern** and can be constructed with **complementing flip‐flops** and **gates**
- The counter is enabled by **Count** enable Count_enable =**0** ➔ **No Change**
- ֍ The counter can be **extended** to **any** number of stages, with **each** stage having **an additional FF** and an **AND** gate
- The synchronous counter can be designed with either the positive or the negative clock edge

֍ As stated earlier, Synchronous counters need to be designed with **complementing** Flip-Flops

֍ The **complementing** FF in can be of either the **JK** type, the **T** type, or the **D** type with **XOR** gates

Notice:

T-FF: is a **complementing** FF by its **nature**

JK-FF: can be **converted** to a **complementing** FF (T-FF), by **connecting both J,K** to **same input D-FF**: can be converted to a **complementing** FF (T-FF), by **XOR both** the **Present State** and the **input**

38STUDENTS-HUB.com

- ֍ A synchronous **count-down** binary counter goes through the binary states in **reverse** order, from 1111 down to 0000 and back to 1111
- ֍ The bit in the **least** significant position(LSB) is **complemented** with **each** pulse
- ֍ A bit in **any** other position is **complemented** if **all lower** significant bits are **equal to 0**
- ֍ A countdown binary counter can be constructed as up counter, **except** that the **inputs** to the **AND** gates must come from the **complemented outputs** of the **FF (Q')**

- **S** The two (Up & Down) counters can be combined in one circuit to form a counter capable of counting either up or down
- ֍ It has an Up and Down **control** Inputs 1. $Up = 0$ & Down = $0 \rightarrow$ **Don't Count**
	- 2. $Up = 0$ & Down = $1 \rightarrow$ Count **Down**
	- 3. $Up = 1$ & Down = $X \rightarrow$ Count Up
- ֍ This set of conditions ensures that only **one operation** is **performed** at any given time

The Up input has **priority**

- ֍ A **BCD** counter counts in binary‐coded decimal from 0000 to 1001 and back to 0000
- Because of the return to 0 after a count of 9, a BCD counter **does not have a regular pattern**, unlike a straight binary count
- To derive the circuit of a BCD synchronous counter, it is necessary to go through a sequential circuit **design** procedure
- ֍ An **output** is defined, to **enable** the **next** decade counter (stage)

֍ The **output** y, equal to **1** when the **present** state is **1001**, to **enable** the **count** of the **next-higher** significant decade while the same pulse switches the present decade from 1001 to 0000

BCD Counter – State Table (Using T-FF) Uploaded By: anonymous

43STUDENTS-HUB.com

Mohammed Khalil STUDENTS-HUB.com **BCD Counter – 3 Stages** Uploaded By: anonymous

- ֍ **Parallel load** is used to **start** counting from a **defined** state (does not always have to be ZERO)
- ֍ **Clear input** is used to **clear** (reset to 0) the counter **asynchronously**
- ֍ **Carry bit** is set when the count **reaches all 1's** (**saturate**), to give indication to a **following** stage to **start** the count

ENCS 2340

֍ A counter with a parallel load can be used to **generate any** desired **count sequence**

Notice: **Clear** has the **highest** priority

ENCS 2340

²⁴ *Binary Counter with Parallel Load*

 $\frac{20}{24}$

ENCS 2340

Circuit Diagram 4‐bit binary counter with parallel load

²⁴ *Binary Counter with Parallel Load*

 $\frac{20}{24}$

Circuit Diagram 4‐bit binary counter with parallel load

- ֍ Counters can be designed to generate **any** desired **sequence** of states
- ֍ The sequence may follow the **binary** count or may be any other **arbitrary** sequence
- ֍ Counters are used to generate **timing signals** to control the sequence of operations in a digital system
- ֍ Counters can also be constructed **by** means of **shift registers**
- **S** We will briefly discuss:
	- ↇ Counter with **Unused** States
	- **Ring** Counter
	- **Johnson** Counter

Uploaded By: **anonymok**

4STUDENTS-HUB.com

Design a counter that repeats (0,1,2,4,5,6) using **JK** flip-flops **Example:**

2 Unused States (**011,111**). These shall be considered as **Don't Care** in the state table

X: Original from JK Excitation Table X: From Don't Care of States: 3,7

²⁴ *Counter with Unused States*

Example Continue:

Since there are **two** unused states, we **analyze** the **circuit diagram** to determine their **effect**:

- 1. If the circuit happens to be in state **011** because of an error signal, the circuit goes to state **100** after the application of a clock pulse
	- a) $(B=1 \rightarrow J_A= K_A=1, J_C=0) \rightarrow A$ will be complemented(1→0), C=0
	- b) $(C=1 \rightarrow J_B=1) \rightarrow B$ will be complemented $(0\rightarrow 1)$
- 1. If the circuit happens to be in state **111** because of an error signal, the circuit goes to state **000** after the application of a clock pulse a) Same as above

Self-Correcting Counter

- ֍ As shown in the previous example, if the circuit ever goes to one of the **unused** states because of an error, the **next count pulse transfers it to one of the valid states** and the circuit **continues** to count **correctly**. This kind of counters is called **Self‐Correcting Counter**
- ֍ In a **self‐correcting counter**, if the counter happens to be in one of the **unused** states, it **eventually** reaches the **normal** count **sequence** after **one or more** clock **pulses**
- ֍ An alternative design could use **additional** logic to **direct/enforce every unused** state to a **specific next** state

- ֍ In digital systems, we sometimes need a control signal that will **trigger** every **2ⁿ-1** cycles
- ֍ Such circuit is called a **ring counter**
- ֍ A **ring counter** is a circular shift register with **only one** flip ‐flop being **set** at **any** particular **time**; **all** others are **cleared**
- The **single** bit (which $=1$) is **shifted** from one flip-flop to the next to produce the sequence of timing signals

52STUDEAN**Fech** signal (Tn → T3 STUDEA Fech signal (T₀ \rightarrow T₃) is triggered (set to 1) after every 3 cycles (2²-1 = 3) Uploaded By: anonymous

Four different timing signals generated using the **same** CLK

Uploaded By: ang

20 **Ring Counters**

- **So To generate 2ⁿ** timing signals, we can use:
	- 1. A **shift register** with **2ⁿ flip‐flops**
	- 2. An **n‐bit** binary **counter** together with an **n‐to‐2ⁿdecoder**

53STUDENTS-HUB.com

- ֍ **k‐**bit **ring** counter **circulates** a **single** bit among the flip‐flops to **provide k distinguishable states**
- ֍ The **number** of states can be **doubled** if the shift **register** is **connected** as a **switch‐tail ring counter**
- ֍ A **switch‐tail** ring counter is a **circular** shift register with the **complemented output** of the **last** flip‐flop **connected** to the **input** of the **first** flip‐flop

- ֍ A **Johnson** counter is a **k‐bit** switch‐tail ring counter with **2k** decoding gates to **provide** outputs for **2k timing signals**
- The **eight AND** gates listed in the table below, when **connected** to the circuit, will **complete** the construction of the Johnson counter
- ֍ **Each gate** is **enabled** during **one particular state sequence** The **outputs** of the gates **generate eight timing** signals in succession

ENCS 2340

- **S** One **disadvantage** of Johnson counter is that if it finds itself in an unused state, it will keep in moving from one invalid state to another and **never find its way to a valid state** (**NOT Self-Correcting**)
- ֍ This can be corrected by modifying the circuit to avoid this undesirable condition
- \mathcal{L} One possible **correction**: $D_c = (A + C)B$ (instead of $D_c = B$)
- Johnson counters can be constructed for any number of timing sequences.
	- 1. The number of **flip‐flops** needed is **one‐half** the number of **timing** signals.
	- 2. The number of **decoding gates** is **equal** to the number of **timing** signals, and only **two‐input** gates are needed.

