

Ch.4 Combinational circuits

By: Rawan Alfares




Comparison between combinational and Sequential circuit

output only depends on the present input.

ex:- adder

$$\begin{array}{r} + \\ 1 \\ \hline 1 \end{array}$$




output depends on the present input as well as on previous output.

ex. Counter

it just increment one to the previous output.

* depends on flip flop memory.




combinational circuits (design)

* two types of digital circuits :-

1) Combinational Circuits :- output only depends on input.

2) Sequential Circuits :- output depends on inputs and previous output.

Analysis :-



$$w_1 = ABC$$

$$w_2 = \bar{A}D$$

$$F = w_1 + w_2$$

السيراتية قد تملك ، وبداء تكتب
لافتحة بدهة الا فتحة
expression truth table

Design procedure :-

- 1) افهم الوصف المطلوب للسيراتية.
- 2) اخرج عدد الافتحة والافتحة.
- 3) برسم truth table + K-map لل output.
- 4) اخرج الميراتية.
- 5) اتحقق من الميراتية اذا بتشتغل حل.

Ex. Design a combinational Circuits that takes 4 bit input number, which check if the number is prime.

1) a b c d


2)

a	b	c	d	P
0	0	0	0	0
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	0
1	1	1	1	0

3)

AB \ CD	00	01	11	10
00			1	1
01	0	1	1	0
11	0	1	0	0
10	0	0	1	0

$$F = \bar{A}BD + BC'D + B'CD + ABC$$




(one k-map) افهم الوصف المطلوب للسيراتية (one output)

EX.

design a BCD to excess-3 Code Conversion.

always 4 bits



②

a	b	c	d	w	x	y	z
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0
x	x	x	x	x	x	x	x
x	x	x	x	x	x	x	x
x	x	x	x
x	x	x	x
x	x	x	x
x	x	x	x

W Kmap dari output

③ K-MAP

AB \ CD	00	01	11	10
00	0	0	1	1
01	0	1	1	1
11	x	x	x	x
10	1	1	x	x

$$w = BD + AC' + BC$$

$$= A + B(c+d)$$

AB \ CD	00	01	11	10
00	0	1	1	1
01	1	0	0	0
11	x	x	x	x
10	0	1	x	x

$$F = BcD' + BD + B'C$$

$$= BcD' + B'(c+d)$$

$$= B \cdot (c+d)' + B'(c+d)$$

AB \ CD	00	01	11	10
00	1	1	1	1
01	1	1	1	1
11	x	x	x	x
10	1	1	x	x


$$y = cD' + CD$$

$$= (C+D)' + CD$$


AB \ CD	00	01	11	10
00	1	1	1	1
01	1	1	1	1
11	x	x	x	x
10	1	1	x	x

$$z = D'$$

A A' B B' c c' D D'



Ex. design a Combinational Circuit generate the 9's Comp of a BCD digit?



②

a	b	c	d	w	x	y	z
0	0	0	0	1	0	0	1
0	0	0	1	1	0	0	0
0	0	1	0	0	1	1	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	0	1
0	1	0	1	0	1	0	0
0	1	1	0	0	0	1	1
0	1	1	1	0	0	1	0
1	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0
x	x	x	x	x	x	x	x
x	x	x	x	x	x	x	x
x	x	x	x	x	x	x	x
x	x	x	x	x	x	x	x
x	x	x	x	x	x	x	x
x	x	x	x	x	x	x	x
x	x	x	x	x	x	x	x

z

AB \ CD	00	01	11	10
00	1			1
01	1			1
11	x	x	x	x
10	1		x	x

$z = D'$

y = C

AB \ CD	00	01	11	10
00			1	1
01			1	1
11	x	x	x	x
10			x	x


x

AB \ CD	00	01	11	10
00			1	1
01	1	1		
11	x	x	x	x
10			x	x

$x = DC + Dc'$
 $= D \oplus C$

w = ABC'

AB \ CD	00	01	11	10
00	1	1		
01				
11	x	x	x	x
10			x	x




binary adder & subtraction

1. Half adder

Combinational Cir cuit that perform two bits.

$$S = x \oplus y$$

$$C = x \cdot y$$



x	y	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Sum	x \ y	0	1
0	0	0	1
1	1	1	0

$$= x \cdot y' + x' \cdot y$$


$$= x \oplus y$$

Carry	x \ y	0	1
0	0	0	0
1	1	0	1

$$= x \cdot y$$

نبدأ بفتح عن الجمع
Carry and Sum

السيولن التالية
فيهم بمان هوخورة
داخل ال box




HALF Adder
2 inputs 2 outputs
(Sum & Carry).
XOR و AND

* Single bit nos.

* it doesn't take Carry from the previous sum.

2. FULL adder

Combinational Cir cuit perform addition of 3-bits.



x	y	z	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

x \ yz	00	01	11	10
0		1		1
1	1		1	

$$Sum = xy'z' + x'y'z + xyz + x'y'z'$$

$$= x'(y'z + yz') + x(yz' + y'z)$$

$$= x'(y \oplus z) + x(y \oplus z)'$$

$$= x'w + xw'$$

$$= x \oplus w = x \oplus y \oplus z$$

x \ yz	00	01	11	10
0			1	
1		1	1	1

$$Carry = xz + xy + yz$$

$$= xy'z + x'y'z + xyz + xy'z'$$

$$= z(xy' + x'y) + xy(z + z')$$


$$= z(x \oplus y) + xy$$

$$C = xy + xy'z + x'y'z$$

$$= xy + z(x \oplus y)$$

Full adder using Half Adder

XOR design
AND &
inputs 1 (min)
Half adder






* Full Adder
↳ two Half adder
and one OR gate

Ex. design the following circuits :- $2x+1$

Ans :-


$$\begin{array}{r} x_3 \ x_2 \ x_1 \ x_0 \\ x_3 \ x_2 \ x_1 \ x_0 + \\ \hline \end{array}$$

1⁺ as a Carry




binary adder: Addition Any bits

Ex:- 4 bit binary adder :-



* [4 bit] فليكن ، فليكن لذيبي
[4 Full Adders]



the least significant bit carry is always fixed to be 0.


* this circuit called Ripple Carry Adder because each carry out in cell i will be carry in at cell i+1.

NOTE :-


1. Carry out of cell i will become carry in at cell (i+1).
2. Addition of n-bit numbers requires :-
 - A. A chain of n-full adders
 - B. A chain of one Half adder, and (n-1) full Adder.

ملاحظات :-

(bits) (FA) بنفس عدد ال (bits)
(n-1) (HA) والباقي (n-1) FA





3. the carry propagates through the full




Adding 8-bit full adder

8 bit ؟ 8 full adder

أو اثنين (two of 4 bit) full adder



Longest Delay Analysis



* Suppose that And-OR $\Rightarrow \Delta_2$

* Suppose that XOR $\Rightarrow \Delta_1$

* For N -bit Ripple Carry adder, if all inputs are represents at once :-

1. Most significant Sum bit delay = $3\Delta_2 + \Delta_1 \rightarrow$ ingeneral, $(n-1)\Delta_2 + \Delta_1$


2. Final Carry out delay = $4\Delta_2 + \Delta_1 \rightarrow$ ingeneral, $n\Delta_2 + \Delta_1$

Incrementor Circuit

$$\text{Sum} = A + B, C_0 = 1$$

$B = 0$

(A) لا أرى أي شيء (B=0) أي أن
مع رقم ثابت، فنلنا
نبتة فقط من الـ Cin
شيء.




$B = 0$

$$\text{Sum} = A \oplus B \oplus c_{in} \Rightarrow A \oplus c_{in}$$

$$\text{Carry} = A \cdot B + (A \oplus B) \cdot c_{in}$$

$$A \cdot 0 + (A \oplus 0) \cdot c_{in} \rightarrow A \cdot c_{in}$$



design contraction :-

لا نجد أي شيء ثابت

- ex 8-1. incrementor
- 2. Comparator

Carry look Ahead Adder

A	B	C _{in}	C _o
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

$C_o = A \cdot B + (A \oplus B) C_{in}$
 $C_o = G + P \cdot C_{in}$
 generally:- $C_{i+1} = G_i + P_i C_i$

Carry generator (G) and Carry propagation (P) are used to calculate carry bits.

ex. 4 bit Carry look Ahead adder.

$$C_1 = g_0 + P_0 C_0$$

$$C_2 = g_1 + P_1 C_1 = g_1 + P_1 g_0 + P_1 P_0 C_0$$

$$C_3 = g_2 + P_2 C_2 = g_2 + P_2 g_1 + P_2 P_1 g_0 + P_2 P_1 P_0 C_0$$


$$C_4 = g_3 + P_3 C_3 = g_3 + P_3 g_2 + P_3 P_2 g_1 + P_3 P_2 P_1 g_0 + P_3 P_2 P_1 P_0 C_0$$

Group generator (GG) and Group propagation (GP) are used to calculate carry bits.

$$C_4 = GG + GP \cdot C_0$$

- * Carry doesn't ripple any more.
- * Reduced delay.

* Calculate Carries in parallel.



* every look Ahead Carry produced

- GG
- GP
- C_{i+1}

16 bit Carry look ahead adder → 16 = 4, implement it by using 4 CLA
 64 = = = = = → 64 = 4, = = = = = 4 CLA

Binary Subtractor


$$A - B = A + 2's \text{ Comp } B$$

$$= A + 1's \text{ Comp } B + 1$$

① $0 \Rightarrow \neg 0 = 0$
 $= 0 \oplus X = X$


② $1 \Rightarrow \neg 1 = 0$
 $= 1 \oplus X = X'$
 invert x by using XOR gate!

Ex. 4bit $A - B = A + 2's \text{ Comp } B$



لأن في الدارة لا يمكن معرفة ما إذا كانت عملية (add) أو (sub) مرة واحدة


الحل




only for unsigned number.

In general :-

Do both addition And subtraction




و لا يمكن معرفة (Signed) يعني من الدارة معرفة (overflow)



no overflow (two carry) إذا خرج overflow - utilization

unsigned, Range, $0 \rightarrow 15$
 signed, Range $-8 \rightarrow 7$



ex: given that x is unsigned number.
 and y is signed number.


$x = 1101$ (binary) then $x = 13$ decimal.
 $y = \underline{1101}$ (binary) then $y = -3$ decimal.
0010

* if x is zero extended from 4 to 6 bit $x = 001101 = 13$
 if y is sign extended from 4 to 6 bit. $y = \underline{111101} = -3$
 sign extension

unsigned addition $x+y$

Design a circuit that computes $S = x+y$

if x and y are 4 bit, Range $0 \rightarrow 15$
 \downarrow min = $0+0 = 0$
 \downarrow max = $15+15 = 30 \rightarrow$ needs 5 bit to be covered




signed addition $x+y$

Design a circuit that computes $S = x+y$ (signed x and y).

if $x[3:0]$ and $y[3:0]$ are bit signed integers \rightarrow Range $-8 \rightarrow 7$.

min = $-8 + -8 = -16$
 max = $7 + 7 = 14$
 $n=5$
 $-2 \rightarrow +2-1$
 $-2 \rightarrow +2-1$
 $-16 \rightarrow 15$




unsigned subtraction $s=x-y$

Design a circuit that computes $S=x-y$ (unsigned x and y).


$x: [0:3]$, and $y [0:3]$
 $x: 0 \rightarrow 15$, $y: 0 \rightarrow 15 \rightarrow S: 0 \rightarrow 30$
 ↳ 5 bit

Sol 8- $x-y = x + 2^i \text{ comp } y$
 $= x + 1^i \text{ comp } y + 1$



$S=2 * X+Y$ unsigned x and y

$X[3:0]$ and $y[3:0] \rightarrow S[5:0]$
 $2 * (0 \rightarrow 15) + 0 \rightarrow 15 \rightarrow 0 \rightarrow 45 \rightarrow$ Covered with 6 bits.
 $0 \rightarrow 30$




Ex: $x = 101 \rightarrow 2x = 1010$ ← shifting by 1

$S = 2 * X + Y$ signed x and y

$X[3:0]$, $y[3:0]$	$S[5:0]$
$2X[6:0]$	$-24 \rightarrow 21$
x Range	Range y is
$-8 \rightarrow +7$	$-8 \rightarrow +7$
$-16 \rightarrow +14$	$-2^{n-1} \rightarrow +2^{n-1}$
	$n=6$

Sign extends.



more examples:-

1. Design a Circuit for unsigned $S = X + Y + Z$.
2. Design a Circuit for signed $S = W + X - Y - Z$.
3. Design a circuit for absolute difference. $|X - Y|$, of signed X and Y .

BCD Addition

out put sum 8 9+9+1
 carry from previous digit.

اختصار :- جمع عادي ولكن إذا صار ايجور (الرقم > 9) جمع 6


We use a 4 bit binary adder to add the BCD digits.

- * the adder will produce a result that ranges from 0 through 19
- * if the result is more than 9, it must be corrected. to use 2 digits
- * to correct the digit, add 6 to the digit sum (a 4-bit binary adder).

لما يكون $C=0$ يعني لذي اجمع

لما يكون $C=1$ اجمع

$$\begin{array}{r} C=0 \\ Z_8 \ Z_4 \ Z_2 \ Z_1 \\ + 0 \ 0 \ 0 \ 0 \\ \hline S_3 \ S_2 \ S_1 \ S_0 \end{array} \quad \begin{array}{r} C=1 \\ Z_8 \ Z_4 \ Z_2 \ Z_1 \\ + 0 \ 1 \ 1 \ 0 \\ \hline S_3 \ S_2 \ S_1 \ S_0 \end{array} \quad \begin{array}{r} Z_8 \ Z_4 \ Z_2 \ Z_1 \\ + 0 \ C \ C \ 0 \\ \hline S_3 \ S_2 \ S_1 \ S_0 \end{array}$$



الذي يجرد إذا اجمع اوله


* Correction required if :-

- 1) $Z > 9$
- 2) $K=1$

$$C = K + Z_8 Z_2 + Z_8 Z_4$$

	$Z_2 Z_1$	00	01	11	10
$Z_8 Z_4$	00				
	01				
	11	1	1	1	1
	10			1	1

$$= Z_8 Z_2 + Z_8 Z_4$$




$$\begin{array}{r} Z_8 \ Z_4 \ Z_2 \ Z_1 \\ \underline{0 \ 1 \ 1 \ 0} \\ S_4 \ S_3 \ S_2 \ S_1 \end{array} +$$

Wont be exist any carry, so we can use Half Adder.


تو انا سبيل XOR :- (HA)

Ripple Carry BCD adder. \rightarrow $\begin{matrix} 2905 \\ 1897 \\ \hline \end{matrix}$ \rightarrow ٢٩٠٥ + ١٨٩٧ = ٤٨٠٢



Binary multiplication

$0 \times 1 = 0$, $0 \times 0 = 0$, $1 \times 0 = 0$, $1 \times 1 = 1$ as AND gate.




* n -bit multiplicand \times m -multiplier = $(n+m)$ -bit product.


2-bit X 2-bit binary multiplier

* AND gate Requires $(n \times m)$

$B = B_1 B_0$, $A = A_1 A_0$
 * of AND gates $n \times m \equiv 2 \times 2 = 4$ AND gates



$m \times n =$ (AND gate) $2 \times 2 = 4$



4-bit * 3-bit binary multiplier


$B = B_3 B_2 B_1 B_0$, $A = A_2 A_1 A_0$

Ans: $4 \times 3 = 7$ bit

AND gate $8 - 3 \times 4 = 12$ AND gate

$$\begin{array}{r} B_3 \ B_2 \ B_1 \ B_0 \\ A_2 \ A_1 \ A_0 \ X \end{array}$$

$$\begin{array}{r} A_0 B_3 \ A_0 B_2 \ A_0 B_1 \ A_0 B_0 \\ A_1 B_3 \ A_1 B_2 \ A_1 B_1 \ A_1 B_0 \quad + \\ A_2 B_3 \ A_2 B_2 \ A_2 B_1 \ A_2 B_0 \quad + \end{array}$$



magnitude comparator

* input :- 2 $\rightarrow A=B$
* out put :- 3 $\rightarrow A>B$
 $\rightarrow A<B$

* 4-bit magnitude Comparators

$A = A_3 A_2 A_1 A_0$
 $B = B_3 B_2 B_1 B_0$

} \rightarrow الة (المقارن) على ال
K-map
مثلا، ولتكن ال
البيانات

① $A=B$

$\hookrightarrow A_3=B_3$ and $A_2=B_2$ and $A_1=B_1$ and $A_0=B_0$

$$A=B \rightarrow E_3 E_2 E_1 E_0 = 1$$

$$EQ = E_3 E_2 E_1 E_0 = 1$$

② $A>B$

$\hookrightarrow A_3>B_3$ or $[A_3=B_3$ and $A_2>B_2]$ or $[A_3=B_3$ and $A_2=B_2$ and $A_1>B_1]$

or $[A_3=B_3$ and $A_2=B_2$ and $A_1=B_1$ and $A_0>B_0]$

$$GT = G_3 + E_3 G_2 + E_3 E_2 G_1 + E_3 E_2 E_1 G_0$$


③ $A<B$

$$LT = L_3 + E_3 L_2 + E_3 E_2 L_1 + E_3 E_2 E_1 L_0$$

\hookrightarrow بقدر زكي! (التي) ال
البيانات
 $EQ + GT$

$$LT = (EQ + GT)'$$


Draw 3bit magnitude Comparator 8-




$$LT = L_2 + E_2 L_1 + E_2 E_1 L_0$$

$$GT = G_2 + E_2 G_1 + E_2 E_1 G_0$$

$$EQ = E_2 \cdot E_1 \cdot E_0$$



أخيراً
عنا نتحدث
بالرغم من



Design a 1 bit magnitude Comparator?

A_0	B_0	E	L	G
0	0	1	0	0
0	1	0	1	0
1	0	0	0	1
1	1	1	0	0

$A_0 \backslash B_0$	0	1	E
0	1		
1		1	

$A'B' + AB$

$A_0 \backslash B_0$	0	1	E
0			
1			

$A'B$

$A_0 \backslash B_0$	0	1	E
0		1	
1	1		


Greater

$A_0 \backslash B_0$	0	1	E
0			
1			


Less

$A_0 \backslash B_0$	0	1	E
0			
1			

AB'




Design 2 bit magnitude Comparator?



Design a 3bit magnitude equality Comparator?

$$A_0 = B_0 \text{ \&\& } A_1 = B_1 \text{ \&\& } A_2 = B_2 \longrightarrow E = 1$$



إذا كان $B = A$
 الجواب = 1
 عن طريق
 XNOR

22.

signed Less Than LT = X < Y

$X < y \rightarrow$ signed \rightarrow 4 bits.

if $X < y$, then $X - y < 0$

if $X = y$, then $X = y$

$$= X + 2^i \text{comp } y$$


$$= X + 1^i \text{comp } y + 1$$

$$-8 \rightarrow +7$$

$$-8 \rightarrow +7$$


$$-16 \rightarrow +14$$

\rightarrow required 5 bit



Decoder

a combinational circuit that has n inputs and 2^n outputs.




2	4
3	8
4	16
5	32
...	...

EX: Design a 2-4 Decoder

* input: 2, X, Y

* output: 4, d_0, d_1, d_2, d_3




most sign. a_1	least sign. a_0	d_0	d_1	d_2	d_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

* a_i بديهي على binary و a_i decimal
 * a_i على قيمته ال decimal
 * a_i على قيمته ال decimal


المصطلح الذي هو m_i في جدول الحقيقة هو المصطلح
 minterms.
 $d_0 = m_0, d_1 = m_1, d_2 = m_2, d_3 = m_3$.

$$d_0 = \bar{x}\bar{y}, d_1 = \bar{x}y, d_2 = x\bar{y}, d_3 = xy$$



EX. Design 3x8 decoder.

* input 3, x, y, z
 * output 8, d_0, d_1, \dots, d_7



Binary

Decimal

	x	y	z	d_0	d_1	d_2	d_3	d_4	d_5	d_6	d_7
0	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	0	1	0	0	0	0	0	0
2	0	1	0	0	0	1	0	0	0	0	0
3	0	1	1	0	0	0	1	0	0	0	0
4	1	0	0	0	0	0	0	1	0	0	0
5	1	0	1	0	0	0	0	0	1	0	0
6	1	1	0	0	0	0	0	0	0	1	0
7	1	1	1	0	0	0	0	0	0	0	1

$$d_0 = \bar{x}\bar{y}\bar{z}$$

$$d_1 = \bar{x}\bar{y}z$$

$$d_2 = \bar{x}y\bar{z}$$


$$d_3 = \bar{x}yz$$

$$d_4 = x\bar{y}\bar{z}$$

$$d_5 = x\bar{y}z$$

$$d_6 = xy\bar{z}$$

$$d_7 = xyz$$



EX:- Implement the following function using decoder:-

$$F_1(x,y) = \Sigma(0,3), F_2(x,y) = (0,1,2), F_3(x,y) = \Pi(0,3).$$

$$F_1 = m_0 + m_3 = \bar{x}\bar{y} + xy$$

Sum of minterms
OR gate

$$F_2 = m_0 + m_1 + m_2 = \bar{x}\bar{y} + \bar{x}y + x\bar{y}$$

SOM
OR gate


$$\bar{F}_3 = \Sigma(0,3) = m_0 + m_3$$

$$F_3 = \overline{(m_0 + m_3)}$$

Complement of sum of minterms
using NOR gate.

input :- 2, x, y
output :- 4, d₀, d₁, d₂, d₃

x	y	d ₀	d ₁	d ₂	d ₃
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1




EX:- design Full Adder Sum = $\Sigma(1,2,4,7)$, Cout = $\Sigma(3,5,6,7)$ using decoder.

input :- 3, x, y, z
output :- 8, d₀ → d₇

$$\text{Sum} = m_0 + m_2 + m_4 + m_7$$

$$\text{Cout} = m_3 + m_5 + m_6 + m_7$$

x	y	z	sum	Cout
0	0	0	1	0
0	0	1	0	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1




decoder with Enable

E → **high level** :- if Enable is zero then all outputs are zero regardless of the inputs (x,y).
 - if Enable is one then the outputs are the minterms

→ **low level** :- if Enable is one all the outputs are zero regardless of the inputs.

Active High decoder :-

outputs are minterms.




X	y	d ₀	d ₁	d ₂	d ₃
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

$$d_0 = \bar{x}\bar{y} \quad d_2 = x\bar{y}$$

$$d_1 = \bar{x}y \quad d_3 = xy$$

EX:- $F(x,y) = \Sigma(0,3)$




we use for implementation

OR gate

To Implement by using minterms we use ADD "fewer zeros".

Active low decoder :-

output are max terms.



X	y	d ₀	d ₁	d ₂	d ₃
0	0	0	1	1	1
0	1	1	0	1	1
1	0	1	1	0	1
1	1	1	1	1	0


$$d_0 = x+y = (\bar{x}\bar{y})' = \bar{m}_0$$

$$d_1 = x+\bar{y} = (\bar{x}\cdot y)' = \bar{m}_1$$

$$d_2 = \bar{x}+y = (x\cdot\bar{y})' = \bar{m}_2$$

$$d_3 = \bar{x}+\bar{y} = (xy)' = \bar{m}_3$$

EX:- $g(x,y) = \prod(0,3)$
 = M₀ · M₃




To Implement a sum of minterms function using active low, we just use NAND "fewer ones".

EX:- $F = \Sigma(0,3)$
 = m₀ + m₃




EX. Design 2-to-4 Decoder with Enable Input & Active High

E	X	Y	d_0	d_1	d_2	d_3
0	X	X	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1




إذا (E=0) يكون كل d_i 0
 . الخ, y قيودنا
 . فنحن في حالة
 إذا (E=1) يكون كل d_i 1
 قبل



EX. Design 2x4 decoder "active low" with Enable

E	X	Y	d_0	d_1	d_2	d_3
0	X	X	1	1	1	1
1	0	0	0	1	1	1
1	0	1	1	0	1	1
1	1	0	1	1	0	1
1	1	1	1	1	1	0


Maxterms = 0



EX8- F(A,B,C) = Σ(0,2,3,7) Decoder

input = 3, A, B, C
 # output = 8, $d_0 \rightarrow d_7$

$$F = m_0 + m_2 + m_3 + m_7$$



A	B	C	F
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

Implement 3-8 Decoder by using 2-4 Decoders.


$8/4 = 2 \rightarrow$ so we need 2 from (2-4 decoder)

* حسب الجواب ، فهو يبين قسمة ، إذا الأول اشتغل الثاني
 يعني ، فذلك يعني a_2 من (enable)

Inputs			Outputs							
a_2	a_1	a_0	d_0	d_1	d_2	d_3	d_4	d_5	d_6	d_7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

3x8

$8/2 = 4$
 فإني نحتاج 2 من 2x4 decoder.



لو كان الجواب نحتاج
 فإني نحتاج 2 من 2x4 decoder.


if $A=0$, then decoder 2 will work, and decoder 1 will be disabled.
 and vice versa.

Example 8

Implement 4-16 decoder by using (2-4) decoder.

$16/4 = 4$ decoders.


4 input } 16 \Rightarrow 2 input \Rightarrow 4 decoders.
 16 output



EX8- $F(A,B,C,D,E) = \Sigma(0,31)$

* input = 5, (A → E)
 * output = $2^5 = 32$, ($d_0 \rightarrow d_{31}$)

Ans- $F = m_0 + m_{31}$




$[3 \times 8]$ Decoder $\frac{32}{8} = 4$

$5 \times 32 \rightarrow \frac{32}{8} = 4$

we need 4 decoders $[8 \times 3]$

5 4×2




Examples- Implement the Boolean function $F(A,B,C) = AB + A'C + A'B$


- ① using a single 3x8 decoder and OR gate.
- ② using single NOR gate and the minimum number of 2x4 decoders with enable

$F(ABC) = ABC + ABC' + A'BC + A'B'C + A'BC + A'B'C'$

$= m_7 + m_6 + m_3 + m_1 + m_0$




② $\frac{8}{4} = 2$




❖ Consider the following truth table, in which X_2 , X_1 , and X_0 are the inputs and Y_2 , Y_1 , and Y_0 are the outputs. Using a **minimum-size decoder** and a **minimum number** of additional gates, show how to implement Y_2 , Y_1 , and Y_0 . Your additional logic gates must use the smallest possible number of inputs.

X_2	X_1	X_0	Y_2	Y_1	Y_0
0	0	0	0	1	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	0	0	1
1	0	0	1	0	1
1	0	1	1	0	1
1	1	0	1	0	1
1	1	1	1	0	1



Lib

Note that $X_2 = Y_2$
 $Y_1 = Y_0'$



⊛ A larger decoder can be built hierarchically in a similar way.

⊛ (قد نعمل (Implemented) لأي فلكشن باستخدام [external si + decoder] gate

⊛ Active high decoder :-

- OR gate (with minterms).
- NOR gate (with maxterms).

⊛ Active low decoder

- NAND gate (with minterms).
- AND gate (with maxterms).

نعم جيداً -
 نوزم أختار الي عنده أقل بين ال (minterms و maxterms)

⊛ Enable :-

- $E_n = 0 \rightarrow$ output = 000
- $E_n = 1 \rightarrow$ it works.

⊛ the most significant \rightarrow are for the Enables.


⊛ the least significant \rightarrow are the inputs for the smaller decoder.

Encoders

- ① the opposite operation of decoder
- ② # input 2^n
output n
- ③ Convert from decimal to Binary.
- ④ only one input should be 1 and all others must be 0's.

Ex: 4x2 Encoder
input → output

Implement 4x2 Encoder




d_3	d_2	d_1	d_0	X	Y
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

فبالإضافة إلى
قيمة البايتي = 10

$$X = d_2 + d_3$$


$$Y = d_1 + d_3$$



This type of Encoder has two problems (limitations) :-

- ① if all input are zeros.
- ② if more than one input are 1.


Priority Encoder :-



d_3	d_2	d_1	d_0	a_1	a_0	V
0	0	0	0	X	X	0
0	0	0	1	0	0	1
0	0	1	X	0	1	1
0	1	X	X	1	0	1
1	X	X	X	1	1	1

Validity (معرفة إذا كان كل الإبتون 1)

a_1, a_0 ليسوا
undefined.



$$V = d_0 + d_1 + d_2 + d_3$$

$$a_1 = d_3 + d_2$$


$$a_0 = d_3 d_0 + d_2$$

a_1

$d_3 \backslash d_0$	00	01	11	10
00				
01	1	1	1	1
11	1	1	1	1
10	1	1	1	1



a_0

$d_3 \backslash d_0$	00	01	11	10
00			1	1
01				
11	1	1	1	1
10	1	1	1	1



multiplexer


- * $d_0 \rightarrow d_{n-1}$ input $\equiv 2^n$ input.
- * only one output.
- * select only one input of the data inputs to the output.



* Just one of the data inputs directed to the output based on the value of S

Ex: Design a 2x1 mux.

- * input = 2
- * output = 1
- * $S = 1$




S	d_0	d_1	Y
0	0	X	$d_0 = 0$
0	1	X	$d_0 = 1$
1	X	0	$d_1 = 0$
1	X	1	$d_1 = 1$

if ($S=0$) $Y = d_0$;
else $Y = d_1$;

logic expressions:
 $Y = d_0 S' + d_1 S$

Ex: Design 4-to-1 Multiplexer

- * input = 4 = 2^2
- * output = 1
- * $S = 2$







Inputs						Output
S_1	S_0	d_0	d_1	d_2	d_3	Y
0	0	0	X	X	X	$0 = d_0$
0	0	1	X	X	X	$1 = d_0$
0	1	X	0	X	X	$0 = d_1$
0	1	X	1	X	X	$1 = d_1$
1	0	X	X	0	X	$0 = d_2$
1	0	X	X	1	X	$1 = d_2$
1	1	X	X	X	0	$0 = d_3$
1	1	X	X	X	1	$1 = d_3$


expression :-

$$Y = S_1' S_0' d_0 + S_1' S_0 d_1 + S_1 S_0' d_2 + S_1 S_0 d_3$$

Implementation multiplexer 80




3-state gate



high Impedance, disconnected.
"open switch".


if $c=0$ then $f=Z$
if $c=1$ then $f=x$



لو اذا كان فيه
الشيء من input =
فمنها بتخرج البارة

A multiplexer Can also be implemented using 3-


1. A decoder.
2. Three-state-gates \rightarrow input بتكون




* Building larger Multiplexers 8-

EX.1 :- build 4-1 Mux using 2-1 mux.


$$\frac{4}{2} = 2$$



EX. build 8-1 Mux using 4-1 Muxes.



EX. build 8-1 mux using 2-1 muxes.



Implementing a function with a Multiplexer


- A multiplexer can be used to implement any logic function.
- the function must be expressed by using min terms.

EX 8- Implement $F(a,b,c) = \sum(1,2,6,7)$ using a Mux


بعد السؤال ما بدلك
ايستخدم ال mux
اللي بنا اياه.

a	b	c	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

* input = 8
* output = 1
* selectors = 3



$$F = db'c + a'bd + abc + abc$$




EX8 Re Implement $F(a,b,c) = \sum(1,2,6,7)$ using a 4-to-1

a	b	c	F	Comment	code F as c
0	0	0	0	$F=c$	c
0	0	1	1		c'
0	1	0	1	$F=c'$	0
0	1	1	0		1
1	0	0	0	$F=0$	
1	0	1	0		
1	1	0	1	$F=1$	
1	1	1	1		


Example 8- Implement $F(a,b,c,d) = \sum(1,3,4,11,12,13,14,15)$ using 8-to-1 Mux

a	b	c	d	F	Comment
0	0	0	0	0	$F=d$
0	0	0	1	1	
0	0	1	0	0	$F=d$
0	0	1	1	1	
0	1	0	0	1	$F=d'$
0	1	0	1	0	
0	1	1	0	0	$F=0$
0	1	1	1	0	
1	0	0	0	0	$F=0$
1	0	0	1	0	
1	0	1	0	0	$F=d$
1	0	1	1	1	
1	1	0	0	1	$F=1$
1	1	0	1	1	
1	1	1	0	1	$F=1$
1	1	1	1	1	




Ex 8- Re Implement $F(a,b,c,d) = \sum(1,3,4,11,12,13,14,15)$ by using

a	b	c	d	F	Comment
0	0	0	0	0	
0	0	0	1	1	$F = d$
0	0	1	0	0	
0	0	1	1	1	
0	1	0	0	1	
0	1	0	1	0	$F = (c+d)'$
0	1	1	0	0	
0	1	1	1	0	
1	0	0	0	0	
1	0	0	1	0	$F = cd$
1	0	1	0	0	
1	0	1	1	1	
1	1	0	0	1	
1	1	0	1	1	$F = 1$
1	1	1	0	1	
1	1	1	1	1	





Demultiplexer \rightarrow مخرج الـ Mux

- only one input.
- an n bit selector.




1-2 Demultiplexer 8-

in	c	out ₁	out ₂
0	0	0	0
1	0	1	0
0	1	0	0
1	1	0	1



if $s=0 \rightarrow I=d_0$
 $s=1 \rightarrow I=d_1$



$s_1s_0 = 00 \rightarrow I = d_0$
 $s_1s_0 = 01 \rightarrow I = d_1$
 $s_1s_0 = 10 \rightarrow I = d_2$
 $s_1s_0 = 11 \rightarrow I = d_3$