# Digital Systems Section 2

Chapter (4)

STUDENTS-HUB.com

STUDENTS-HUB.com Uploaded By: 1230358@stude<mark>nt.birzeit.ce/</mark>Wil

֍ In Digital Systems, Logic circuits can be categorized as **combinational** or **sequential**

#### **Combinational Circuit**

- **D** Circuit made of **logic gates only** and perform an operation that can be specified logically by a set of Boolean functions.
- ↇ Circuit output at any time are determined **only by the current combination (**current state/value**)** of inputs.

#### **Sequential Circuit**

- ↇ Circuit is made of **storage/memory** elements and **logic gates**.
- ↇ Circuit output depend on the current combination of inputs and **previously stored values.**



- ֍ A logic circuit is combinational if its outputs at any time are a function of **only** the **present** inputs
- ֍ A combinational circuit is an interconnection of **logic gates only**
- ֍ A combinational circuit does **NOT** have **memory elements or feedback loops**
- ↇ A combinational circuit is a **block** of logic gates having:
	- **1)** *n* inputs:  $x_1, x_2, ..., x_n$
	- **2)** *m* outputs:  $f_1$ ,  $f_2$  ...,  $f_m$
	- 3) Logic Gates and wires
- ↇ For **n**-input variables, there are **2<sup>n</sup>** possible **input combinations**.
- ↇ There are **m**-outputs, and **m** can be greater than **n**.
- Each output variable can be described with a Boolean function expressed in terms of n or less input variables







- ֍ For any logic circuit, there are two main activities: **analysis and design**.
- ֍ **Analysis**: Examine how the circuit **behaves** by **determining the outputs** based on given inputs and logic gates.
	- ↇ Circuit/Logic Gate → Boolean Expression/Truth Table
- ֍ **Design**: **Construct** circuits that **deliver the desired outputs** by using logic gates and Boolean expressions.
	- **D** Desired Outputs/Truth Table  $\rightarrow$  Boolean Expression  $\rightarrow$  Circuit/Logic Gates



STUDENTS-HUB.com Uploaded By: 1230358@stude<mark>nt.birzeit.celu</mark>n

**ENCS** 2340

### **Analysis** determines the **logic function** that a circuit implements

- ֍ Given: a logic circuit
- **S** Desired: A **description** of the circuit either in the form of:
	- **D** Boolean functions
	- **D** Truth tables
	- **D** Simply an explanation of the circuit



- **I. Obtain Boolean expression/function from logic diagram** 
	- 1) Make sure that the given circuit is **combinational** and **NOT** sequential. The diagram of a combinational circuit has logic gates with **NO feedback** paths **or memory** elements.
	- **2) Label** all gate outputs that are a function of input variables. ↇ Obtain Boolean function for **each gate**.
	- **3) Label** all gate outputs that are a function of input variables and previously labeled gates. **D** Obtain Boolean function for each of these gates.
	- **4) Repeat** step (3) until the outputs of the circuit are obtained.
	- **5) Substitute** of previously defined variables to obtain the output Boolean functions in terms of **input variables only**
	- **6) Convert** and/or **simplify** the resultant Output functions to the **required final form** (SOP, POS, SOM,POM) using previously explained methods (Algebraic Manipulation, Expansion, K-Map)



STUDENTS-HUB.com Uploaded By: 1230358@stude<mark>nt.birzeit.celu</mark>n



#### **Example:**

- **1) Combinational** ✓
- **2) Label** all gate outputs that are a function of input variables. **(T<sup>1</sup> ,T2,F<sup>2</sup> )**
- 3) Label all gate outputs that are a function of input variables and previously labeled gates. **(T<sup>3</sup> )**
- 4) Repeat step (3) until the outputs of the circuit are obtained. **(F1)**
- **5) Substitute**  $\rightarrow$  **F**<sub>1</sub> (A,B,C)







#### 7STUDENTS-HUB.com

### STUDENTS-HUB.com Uploaded By: 1230358@stude<mark>nt.birzeit.celu</mark>n

#### **Example Cont.:**

 $T_3 = F'_2 T_1$ 

8





No need to find T1 as a function of input variables only, because it is an **intermediate** gate output



 $F_1 = T_3 + T_2$  $= F'_2T_1 + ABC = (AB + AC + BC)'(A + B + C) + ABC$  $= (A' + B')(A' + C')(B' + C')(A + B + C) + ABC$ ✓ STUDENTS-HUB.com DCT/NDCT/NDC Units Uploaded By: 1230358@student.birzeit.edu

Uploaded By: 1230358@student.birzeit.

#### **Extra Example:**



 $T_1 = BC$  $T_2 = (A'D)' = A + D'$ 



 $T_{3}$  $\tau_{\scriptscriptstyle{A}}$ G Τ,

 $F = T_3T_4 = (A + D)(A' + BC) = AA' + ABC + A'D + BCD$  $= ABC + A'D + BCD = ABC + A'D \sqrt{}$  $G=T_2T_4 = (A+D')(A'+BC) = AA' + ABC + A'D' + BCD'$  $= ABC + A'D' + BCD' = ABC + A'D' \checkmark$ 

9STUDENTS-HUB.com

STUDENTS-HUB.com Uploaded By: 1230358@stude<mark>nt.birzeit.celu</mark>n

- **II. Obtain the Truth Table from the Logic Diagram**
	- 1) Prepare the **truth table** for **n** input variables and **2<sup>n</sup>** input **combinations**
	- **2) Label** all gate outputs that are a function of input variables
		- **D** Fill in the truth table for these outputs
	- **3) Label** all gate outputs that are functions of input variables and previously labeled gates **D** Fill in the truth table columns for these outputs
	- **4) Repeat** step (3) until the columns for **all** the outputs are obtained
	- **5) Simplify** the obtained Output Function using K-Map (**if required**)



#### **Example:**

20 24





11STUDENTS-HUB.com

STUDENTS-HUB.com Uploaded By: 1230358@stude<mark>nt.birzeit.celu</mark>n

#### **Extra Example:**



Analyze the below logic circuit by establishing the **truth table** for **F** and **G**.





**Design** involves the specifications of **design objectives** and the creation of the **logic circuit diagram** according to these specifications

### **1) Specification**

- Describe the problem
- $\bullet$  Specify the **number** of inputs and outputs
- **D** Assign a letter **symbol** to each input/output

### **2) Formulation**

 $\bullet$  Convert the specification into **truth tables** for outputs

### **3) Logic Minimization**

Derive a Boolean function for each output as a function of inputs and minimize these functions using **K-map** or **Boolean algebra**

### **4) Technology Mapping**

**D** Draw a **logic diagram** using logic gates/functional blocks

### **5) Verification**

ↇ Verify the **correctness** of the design, either **manually** or using **simulation**

13STUDENTS-HUB.com

Mohammed Khalil STUDENTS-HUB.com Uploaded By: 1230358@student.birzeit.edu





#### **Example:** Design a circuit that takes **BCD** and convert it to **excess-3**



#### **1) Specification**

- **Describe:** Convert BCD code to Excess-3 code.
- **Specify:** Input: 4-bit BCD code, <u>Output: 4-bit Excess-3</u> code
- **B Assign**: BCD input: **A, B, C, D**, Excess-3 output:  $w_1 x_1 y_1 z_1$

#### **2) Formulation**

- **D** Done easily with a **truth table**
- ↇ **Note**: Output is **don't care** for 1010 to 1111



#### **Example Cont.:** Design a circuit that takes **BCD** and convert it to **excess-3**

**3) Logic Minimization using K-maps** ↇ **4** outputs → **4 K-Maps**





15STUDENTS-HUB.com

Mohammed Khalil STUDENTS-HUB.com Uploaded By: 1230358@student.birzeit.edu

**Example Cont.:**



**ENCS** 2340

## 20 *Design of Combinational Circuits* **ENCS** 24 2340 **Example Cont.:** Design a circuit that takes **BCD** and convert it to **excess-3 Technology Mapping** (Draw a **logic diagram** using ANDs, ORs, and inverters)  $w = a + b(c + d)$ ,  $x = b'(c + d) + b(c + d)'$ ,  $y = cd + (c + d)'$ ,  $z = d'$  $\bm{D}'$  $CD$ When **multiple** outputs exist, it is common practice to optimize their functions to create  $(c+d)$ **common** gates across them, even if this leads to **nonstandard** forms. Mohammed Khalil STUDENTS-HUB.com Uploaded By: 1230358@student.birzeit.edu17STUDENTS-HUB.com

#### **Example Cont.:** Design a circuit that takes **BCD** and convert it to **excess-3**

#### **5) Verification**

- ֍ Can be done **manually**
	- **B** Extract output functions from circuit diagram
	- $\triangleright$  Find the **truth table** of the circuit diagram
	- $\triangleright$  **Match** it against the specification **truth table**
- ֍ Verification process can be **automated**
	- **D** Using a **simulator** for complex designs



- ֍ There are several combinational circuits that are **employed extensively**  in the design of digital systems.
- ֍ These circuits are available in integrated circuits and are classified as **standard components**. They perform **specific** digital functions commonly needed in the design of digital systems.
- ֍ Most **important** standard combinational circuits
	- **D** Adders and Subtractors
	- **Comparators**
	- **D** Decoders
	- **D** Encoders
	- **D** Multiplexers





20STUDENTS-HUB.com

*Full Adder (FA)*

20 24

# **ENCS** 2340

### ֍ A **full adder** is a combinational circuit that forms the arithmetic **sum of three bits**



*Full Adder (FA)*



### ֍ **Manipulate** the expressions of **S,C** to get more **familiar** forms





$$
C = \sum (3,5,6,7)
$$
  
= xy + xz + yz  
= x' yz + xy' z + xy  
= (x' y + xy')z + xy  
= (x \oplus y)z + xy





#### ֍ **Utilize** the Standard **HA** circuit to build **FA**



23STUDENTS-HUB.com

Mohammed Khalil STUDENTS-HUB.com Uploaded By: 1230358@student.birzeit.edu

### ֍ Practical **Arithmetic/Logical** Functions

- **B Bitwise Operations:** Perform operations on binary bit **vectors** (e.g., adding, subtracting, multiplying). Each bit position can utilize the same basic **subfunction**, allowing for consistency across operations.
- **<b>Modular Design Approach:** To simplify the complexity of handling large inputs and outputs, design a **reusable sub-function block** (cell) for each bit. This block can be **replicated** (iterative array) to create larger functional blocks for overall operations, facilitating more manageable and efficient circuit design across various arithmetic and logical functions.



- ENCS 2340
- ֍ The process of addition proceeds on a **bit-by-bit** basis, right to left, beginning with the **least significant bit (LSB)**
- ֍ Include the **carry** in the addition



25 TUDENTS-HUB.com

Mohammed Khalil STUDENTS-HUB.com Uploaded By: 1230358@student.birzeit.edu

> ֍ A **Parallel Binary Adder** is a digital circuit that produces the arithmetic **sum** of two binary numbers

֍ We can construct it by **cascading FAs**. We need **n-FA** for an **n**-bit number

- **D** Each **FA** adds **3** bits:  $A_i$ ,  $B_i$ ,  $C_i$   $\rightarrow$  producing:  $S_i$  and  $C_{i+1}$ 
	- $\bullet$  (C<sub>i</sub>: Carry in, C<sub>i+1</sub>: Carry out)

For 4-bit numbers  $A + B \equiv A_3A_2A_1A_0 + B_3B_2B_1B_0$ 





#### 20 24 *Parallel Binary Adder*





- ֍ The **four-bit** Parallel Adder is a typical example of a **standard component**. It can be used in many applications involving arithmetic operations
- ֍ Observe that the design of this circuit by the **classical** method would require a <u>truth table with  $2^9 = 512$  entries (  $n=9$  :  $A_0A_1A_2A_3B_0B_1B_2B_3C_0$  )</u>
- ֍ It becomes possible to obtain a simple and straightforward implementation by using the previously mentioned **Modular Design Approach** to construct iteratively the **4-bit Parallel Binary Adder** using **sub-function blocks/cells** of the **Full Adder (FA)**
- ֍ This Parallel Binary Adder is commonly known as **Ripple-Carry Binary Adder**





- ֍ The **sum bits** are readily **available**
- ֍ We need to **wait** for the **last carry bit** (C<sup>4</sup> ) to be calculated (Propagated)
- ֍ Each gate needs **some time** to produce output
- ֍ Two gates (one AND & one OR) are used to generate each carry bit
	- **D** For a four-bits Adder,  $C_4$  is generated using  $(2 \times 4)$  gates
- ֍ This **Carry waiting time** is called **Carry propagation** and it limits the **speed** of overall computations



- ENCS 2340
- ֍ The most widely used method to reducing the carry propagation in a parallel binary adder is called

#### the **Carry Lookahead Logic**.



30STUDENTS-HUB.com

STUDENTS-HUB.com Uploaded By: 1230358@stude<mark>nt.birzeit.celu</mark>lil





 $C_0 = \text{input carry}$ 

$$
C_1 = G_0 + P_0 C_0
$$

$$
C_2 = G_1 + P_1 C_1
$$

$$
= G_1 + P_1(G_0 + P_0 C_0)
$$

 $= G_1 + P_1 G_0 + P_1 P_0 C_0$ 

 $C_3 = G_2 + P_2G_1 + P_2P_1G_0 + P_2P_1P_0C_0$ 

- ֍ Note that **P's and G's** are functions of only A's and B's (inputs)
- **S** ALL carries are **dependent** on the inputs only ( $C_3$  does not have to wait for  $C_2$  and  $C_1$  to become available;  $C_3$  is propagated at the **SAME TIME** as  $C_2$  and  $C_1$ ).
- ֍ This **SPEED GAIN** is traded off with increase in **COMPLEXITY** (**No. of Gates**)

#### 31STUDENTS-HUB.com

Mohammed Khalil STUDENTS-HUB.com Uploaded By: 1230358@student.birzeit.edu

 $C_{i+1} = G_i + P_i C_i$ 





32STUDENTS-HUB.com

#### *4-bit Carry Lookahead Adder*





- ֍Each **sum** output requires **two** XOR gates.
- ֍All output **carries** are generated after exactly a **delay** through two levels of gates.
- **S**The **delay** of the carry lookahead adder is **constant**.



֍**Recall**: A − B = A + **2's (B)**

 $\triangleright$  2's complement of B is taken by first finding the 1's complement (**inverting each bit of B**), then a **1** is added.

2's complement of B

֍This implies that, **Subtraction** can be performed using an **adder by:**

- **Invert** the bits of input B  $(\rightarrow$  1's complement of B)
- 2) Change  $C_0$  to **1**  $(\rightarrow +1)$
- 3) Add A &  $2's$  (B)  $(\rightarrow A-B)$

֍Binary **subtractor** can be used to perform subtraction for both **signed and unsigned**  number systems



*Binary Adder-Subtractor*

20 24



֍A four-bit adder can be used to design a circuit that can perform **both** the addition and subtraction operations by Introducing a **Mode Bit (M)** and **4 XOR Gates**  $\circledast$  **Recall:** B⊕1 = B' (→ B can be inverted if **Xored** with 1)



*Binary Adder-Subtractor*




37

- ֍ Overflow occurred when two numbers with **n digits** each are added/subtracted and the result is a number with **n+1 digits**
	- 1) For **Unsigned numbers** an overflow is detected from the **end carry** out of the most significant position.

 $\circledast$  In a 4-bit adder, **A=1111, B=0001** → A+B=1 0000 [S = 0000 , C = 1  $\rightarrow$  **Overflow**]

- 2) For Signed Numbers:
	- ֍ The **leftmost** bit represents the **sign**
	- ֍ When two signed numbers are added, the sign bit is treated as part of the number and the **end carry does NOT** indicate an overflow.
- ֍ An overflow may occur if the two numbers added are **both** positive or **both** negative.
	- ֍ An overflow condition can be detected by observing the carry into the sign bit position and the carry out of the sign bit position

֍ If these **two carries** are **NOT** equal, an overflow has occurred → **XOR gate** function





**I.** Unsigned numbers Case: C bit detects a carry after addition or a borrow after subtraction

- **Signed** numbers Case: **V** bit detects an **overflow** 
	- $V = 0$  means **NO** overflow occurred and the n-bit result is correct
	- 2) V = 1 means overflow has occurred and the result needs **n + 1** bits to fit→ The n-bit result is **incorrect**

## 38STUDENTS-HUB.com



- ֍ This adder is present in systems used to perform decimal addition **directly** (e.g. calculators, etc.)
- ֍ This adder accepts **two** decimal numbers (A and B) in coded form (**BCD**) and **one** carry digit from the previous stage
- The carry digit from the previous stage could be either 0 or 1.  $\rightarrow$  need just **one-bit** for the carry digit
- The **minimum** possible sum at any stage could be  $0 + 0 + 0 = 0$ The **maximum** possible sum at any stage could be  $9 + 9 + 1 = 19$
- ֍ Requires a minimum of **9 inputs** and **5 outputs**
	- **D** Input (A: 4 Bits, B: 4 Bits, Carry in: 1 Bit) Output (Result: 4 Bits, Carry out: 1 Bit)



39STUDENTS-HUB.com

4Q



ENCS 2340

**Recall**: a **correction** in the sum is needed when the sum is **greater** than 9. The correction is **adding 6** to the sum.

 $\rightarrow$  The BCD adder will then consist of the 4 -bit binary adder. **A second 4 bit** binary adder is needed to add **6** to the sum when it is greater than 9.

When  $C = 0$ , **Do Nothing!**

When C = 1, **Add 0110**  to the binary sum and provide an output carry for the next stage.

*BCD Adder*

20



ENCS 2340

 $Z_4$ 



- **Recall:** Binary multiplication is done in the same way as decimal multiplication
- ֍ When multiplying two binary numbers, A and B, the **multiplicand** is multiplied by **each** bit of the **multiplier** starting from the least significant bit.
- Each such multiplication forms a **partial product**.
- **Successive** partial products are **shifted one** position to the **left**.
- ֍ The **final** product is obtained from the **sum** of the **partial** products.



42STUDENTS-HUB.com Implementation could be done using **Half** adders & **AND** gates



STUDENTS-HUB.com Uploaded By: 1230358@stude<mark>nt.birzeit.celu</mark>n

*Binary Multiplier*

20 24

#### ֍ For **J-bits** Multiplier and **K-bits** multiplicand we need:

- **D** J x K AND gates, and
- ↇ **(J – 1)** K-bit adders
- **D** The <u>result</u> will be a product of  $(J + K)$  bits.

# **Example:**





43STUDENTS-HUB.com



4STUDENTS-HUB.com

20 24

- ֍ A magnitude Comparator: a combinational circuit that **compares** two unsigned numbers A and B and determines their relative magnitudes.
	- **D** Two Inputs:
		- 1) Unsigned integer A (m-bit number)
		- 2) Unsigned integer B (m-bit number)
	- **D** Three outputs:
		- 1)  $A > B$  (GT output)
		- 2)  $A = B$  (EQ output)
		- $3)$  A < B (LT output)
	- $\bullet$  **Exactly one** of the three outputs must be equal to **1** while the **remaining two** outputs must be equal to **0**





- ֍ **Consider:** a circuit to compare two **4-bit** numbers A and B
	- ↇ Input/output: 8 inputs, 3 outputs ⇒ **huge** truth table (256 Rows)

 $A = A_3 A_2 A_1 A_0$ 

**FNCS** 2340

 $B = B_3 B_2 B_1 B_0$ 

֍ A better method to design this circuit is to follow the **systematic** way of comparison, where we compare **each pair** of bits starting from the **most significant** bit.

 $\triangleright$  If **all pairs** are **equal**  $\rightarrow$  A=B.

**D** If we find a **difference** in the compared bits (i.e. one is 1 and the other is 0),  $\rightarrow$  the number containing the **1** is **larger**

**Case 1 (A = B):**

46STUDENT

 **All pairs** of bits should be equal  $(A<sub>i</sub>= B<sub>i</sub>$ , i = {0, 1, 2, 3}) Equality using **XNOR** operation  $\mathbf{x}_i = A_i B_i + A'_i B'_i$ , i = {0, 1, 2, 3}  $\bullet$  A = B only if all  $x_i$ 's are 1  $\rightarrow$  (**A** = **B**) =  $x_3x_2x_1x_0$ 



**1** bit Comparator

**Case 2 and 3 (A < B or A > B):**

- **C** Compare the **most-significant** bits  $(A_3 \& B_3)$
- $\bullet$  If the two bits are **equal**, Compare the **next pair** of bits  $(A_2 \& B_2)$
- Continue comparing the subsequent pairs of bits if the previous comparisons are **equal**  $(A_1 \& B_1)$  and  $(A_0 \& B_0)$
- If **Ai≠Bi** at any stage, then:

 $\mathbf{A} \leq \mathbf{B}$  if  $A_i = 0$  and  $B_i = 1$  or, simply, if  $A_i' B_i = 1$ 

OR  $\mathbf{A} > \mathbf{B}$  if  $A_i = 1$  and  $B_i = 0$  or, simply, if  $A_i B_i' = 1$ 

 $\rightarrow$  In logical expressions:

 $(A < B) = A'_3B_3 + x_3A'_2B_2 + x_3x_2A'_1B_1 + x_3x_2x_1A'_0B_0$  $(A > B) = A_3 B'_3 + x_3 A_2 B'_2 + x_3 x_2 A_1 B'_1 + x_3 x_2 x_1 A_0 B'_0$ 

STUDENTS-HUB.COM NATA MENT Uploaded By: 1230358@student.birzeit.com





47STUDENTS-HUB.com



- ֍ Imagine that we have a circuit with a **3-bit** input A and a **single-bit** output X. The circuit should **indicate** when a particular code of 110 appears at the input. In other words, the circuit should give **X=1** at its output when binary number  $A_2A_1A_0 = 110$  occurs at its inputs
- This called a **decoding** process as the circuit indicates when a particular code appears at the inputs → that's why we may call it a **decoder**
- ֍ This could be extended to consider **all possible** combinations of the input bits

֍ **Recall**: A binary code of **n** bits is capable of representing up to **2<sup>n</sup>distinct** elements ֍ A **decoder** is a combinational circuit that **converts** binary information from **n** input lines to a maximum of **2<sup>n</sup>unique** output lines

- **D** This is called an **n-to-m** line decoder. ( $m \le 2^n$ , with  $m = 2^n$  we call it a Full Decoder)
- ֍ The output whose value is **1** represents the **minterm** equivalent to the **binary input**. Each **combination** of inputs will activate a **unique** output



48 TUDENTS-HUB.com



#### **Example: 3x8 Decoder**

- ֍ The 3 inputs are **decoded** into 8 outputs, each representing **one** of the **minterms** of the three input variables (**Minterms Indicator**)
- ֍ Could be considered as **Binary-to-Octal** Decoder



4STUDENTS-HUB.com

#### *Decoders*

20





# ֍ Decoders may constructed using **NAND** gates (**Inverted** Output Decoders)

- ֍ Decoders may include one or more **enable** inputs to control the circuit operation (**Demultiplexer**)
	- ↇ An **enable** is an **extra** input that will **activate** or **shut off** the Decoder

#### **Inverted** Output 2 x 4 Decoder with **Enable**







**ENCS** 2340

The **bubble** indicates that the decoder is **enabled** when E=**0** Sometime denoted as **E**

**Active High**: When Outputs are **1** (**Normal** Output, **AND** Gates Used) **Active Low**: When Outputs are **0** (**Inverted** Output, **NAND** Gates Used)

Moha<del>mm</del>ed Khalil **Active High** → **minterms Generator Active Low** → **maxterms Generator** STUDENTS-HUB.com Uploaded By: 1230358@student.birzeit.edu

#### 20 24 *Decoders*



## ֍ Decoders with **enable** inputs can be **connected** together to form a **larger** decoder circuit

**Enable** 

# Active high **3x8** Decoder using **2x4** Decoders





52STUDENTS-HUBetween E and the input variable (A<sub>2</sub>) Uploaded By: 1230358@student.birzeit.edu **Be careful**: **Don't get confused** 

Uploaded By: 1230358@student.birzeit.edlu

- ֍ **Recall**: A decoder provides the **2<sup>n</sup> minterms** of **n** input variables.
- **Recall:** Any Boolean function can be expressed in **sum-of-minterms** form.
- ֍ A decoder together with an external OR gate provides a logic implementation of the function
	- ↇ Since **all** the **minterms** of the function are **available** at the output then there is **NO** need for simplification
	- ↇ **Inputs** to each **OR** gate are selected from the **decoder outputs** according to the **list of minterms** of each function

A combinational circuit with **n** inputs and **m** outputs can be implemented with an **n-to-2<sup>n</sup> decoder** and **m OR** gates



**ENCS** 2340

# **Example:** Full Adder Implementation Using Active High (And) Decoders



54STUDENTS-HUB.com

Mohammed Khalil STUDENTS-HUB.com Uploaded By: 1230358@student.birzeit.edu

**ENCS** 2340



**Example:** Implementation of  $F = \Sigma(3, 5, 6, 7)$ , Using Active Low (**NAND**) Decoders



55STUDENTS-HUB.com

#### **General Considerations**

- ֍ A function with a **long** list of **minterms** requires an **OR** gate with a **large** number of inputs.
- A function having a list of **k** minterms can be expressed in its **complemented** form  $F'$  with  $(2^n k)$  minterms
- If the number of **minterms** in the function is **greater** than  $2^n/2 \rightarrow F'$  can be expressed with **fewer minterms** ֍ Same Applied in the case of **maxterms**
- ֍ **Recall:** Active-**High** Decoder: **minterm** generator & Active-**Low** Decoder: **maxterm** generator

#### **Steps for Optimized Implementation Using Decoders**

- 1) Select **Simplest/Minimal** Form:
	- ֍ Evaluate both **F and F'** → choose the one with the **fewest** terms
- 2) Choose **Decoder and External Gate**
	- ֍ Minterm Generation (Active-**High** Decoder): Use **OR** with **F**, **NOR** with **F'**
	- ֍ Maxterm Generation (Active-**Low** Decoder): Use **AND** with **F**, **NAND** with **F'**
- 3) Optimize with Smaller Decoders (if needed/required)
	- ֍ Assign the **most significant variable** as an **enable input** for smaller decoders.
	- Share **remaining inputs** across the decoders.



**Important!!**

# **Decoder Type Selection and External Gate Combination**



#### **Summary**



## 5/STUDENTS-HUB.com





# **Extra Example:** Construct a 4-to-16 decoder with Five 2-to-4 decoders with enable



*Decoders*

20 24



#### Construct a **5-to-32** decoder with **four 3-to-8** decoders with **enable** and a **2-to-4** decoder **Extra Example:**



5STUDENTS-HUB.com

- ֍ An **Encoder** is a digital circuit that performs the **inverse** operation of a Decoder
	- ↇ It has **maximum** of **2<sup>n</sup>input** lines and **n output** lines
	- ↇ **Output** lines give the **binary code** of the **input** lines
	- **D** Only 1 input line should be active at a time





6GTUDENTS-HUB.com

STUDENTS-HUB.com Uploaded By: 1230358@stude<mark>nt.birzeit.celu</mark>n



#### **Example:** Design an Octal to Binary **Encoder** (8-to-3 Encoder)



## ֍ **Limitations**

- If **two** inputs are **active simultaneously** (say  $D_3=D_6=1$ ), then the output = 111 which does **NOT** represent either binary 3 or binary 6 (**Wrong Code**)
	- Encoder circuits must establish an **input priority** to ensure that **only one** input is encoded
- If ALL Input =  $0s \rightarrow$  ALL output = 0s which is the **same** output when  $D_0 = 1$ 
	- This discrepancy can be resolved by providing **one more output** to indicate whether at **least** one input is equal to 1

**61STUDENTS-HUB** STUDENTS-HUB.com To overcome these limitations, we may use a **priority encoder** Sy: 1230358@student.birzeit.edulil



֍ A **priority encoder** is an encoder circuit that includes the **priority** function

֍ if **two or more inputs** are equal to **1** at the same time →

 $\bullet$  the **input** having the **highest priority** will take precedence

֍ A **valid** bit (**v**) is introduced at output to indicate the **invalid all 0s** input combination



In place of the '**X**', you **substitute** '**1**' then a '**0**':  $X \rightarrow 2$  minterms  $(0,1)$  $XX \to 4$  minterms (00,01,10,11) **YXX A Binterms (000,001,010,011,100,101,110,111)** 

#### **4-to-2 Priority Encoder**



Uploaded By: 1230358@student.birzeit.e



#### **4-to-2 Priority Encoder**

 $X = D_2 + D_3$  $Y = D_3 + D_1D_2'$  $V = D_0 + D_1 + D_2 + D_3$ 

**V** is **0 only** when **all** Inputs are 0 (Inactive)



63STUDENTS-HUB.com





64STUDENTS-HUB.com



- ֍ A **multiplexer** (MUX) is a combinational circuit that **selects** binary information from one of **many input lines** and directs it to a **single output line**.
- The selection is performed using **selection control lines**.
- ֍ Normally, there are **2<sup>n</sup> input** lines and **n selection** lines.
- ֍ A MUX acts as an electronic **switch** that **selects one** of several sources.





**ENCS** 2340

 $I_0$  will move to the output Y when  $S=0$ 

65STUDENTS-HUB.com

STUDENTS-HUB.com <mark>In will move to the output  $Y$  wherU $\beta$ loaded By: 1230358@student.birzeit.eduni</mark>



#### ֍ Applications of MUX







- **ENCS** 2340
- ֍ A **multiplexer** is also called a **data selector**, since it selects one of many inputs and steers the binary information to the **single** output line
- ֍ The **AND gates and inverters** in the multiplexer resemble a **decoder** circuit, and they decode the selection input lines.
- ֍ In general, for **2<sup>n</sup>-to-1** multiplexer
	- ↇ Data **selection** lines → **n**
	- **Input** lines  $\rightarrow$  2<sup>n</sup>
	- ↇ **Output** lines → **always 1**
- **2<sup>n</sup>-to-1** multiplexer is constructed from
	- ↇ **n-to-2<sup>n</sup> Decoder**
	- ↇ **2<sup>n</sup>** input lines connected to the **AND** gates.
	- ↇ The outputs of the AND gates are applied to a **single OR** gate

$$
Y = m_0 l_0 + m_1 l_1 + m_2 l_2 + \dots + m_{2^n-1} l_{2^n-1}
$$

**MUX Output (General)**

68STUDENTS-HUB.com

- ֍ Multiplexers may have an **enable** input, similar to decoders, to **control** the **operation** of the unit
- ֍ **M**-bit (2-to-1) multiplexer is equivalent to **M** parallel mux's **share** a common selection line
	- ↇ It is viewed as a circuit that selects **one of two M**-bit sets of data lines



20 24

Remember: The **bubble** indicates that









#### ֍ Muxes can be **connected** together to form a **larger** Mux circuit



# **S** Muxes can be **connected** together to form a **larger** Mux circuit **8x1 MUX**





#### **S** Muxes can be **connected** together to form a **larger** Mux circuit **8x1 MUX**





**Always Follow/Consider the internal Labels To determine MSB & LSB (Connection Order)**

7<sup>2</sup>STUDENTS-HUB.com

STUDENTS-HUB.com Uploaded By: 1230358@stude<mark>nt.birzeit.celu</mark>n
73











**75STUDENTS-HUB.com** 

Mohammed Khalil STUDENTS-HUB.com Uploaded By: 1230358@student.birzeit.edu

**Example:** Implement  $F(x,y,z) = \Sigma(1,2,6,7)$  using **8-to-1** multiplexer.

Solution: Connect the variables x, y, z to the selection inputs  $S_2$ ,  $S_1$ , and S<sub>0</sub>. Then set  $I_0 = I_3 = I_4 = I_5 = 0$  and  $I_1 = I_2 = I_6 = I_7 = 1$ .



76STUDENTS-HUB.com

Mohammed Khalil STUDENTS-HUB.com Uploaded By: 1230358@student.birzeit.edu

**n Variables**  $\rightarrow$  **(2<sup>n</sup> x 1)Mux** 

֍ We can **efficiently** implement any **n** variable Boolean function using a MUX with **(n-1) select** lines (**2n-1** input lines)

- 1) Connect the first **(n-1)** variables to the **select** lines
- 2) The **remaining single** variable of the function is used for the **data inputs (x, x' , 1, 0)**



**S** Alternative Method : **Implementation Table** [Simpler for  $2^{n-1} \times 1$  Mux]

- A. List the **input** of the multiplexer (**z**)
- B. List under it all the **minterms** in (**2**) Rows and (**4**) Columns
- C. The **first half** of the minterms is associated with the **Primed Variable (z')** and the **second half** with the **Normal Variable (z)**
- D. The given function is implemented by circling the minterms of the function and applying the following **rules** to find the values for the inputs of the multiplexer
	- 1) If **both** the minterms in the column are **not** circled, apply **0** to the corresponding input
	- 2) If **both** the minterms in the column are circled, apply **1** to the corresponding input
	- 3) If **the bottom** minterm is circled and the **top is not** circled, apply **z** to the input
	- **4) If the top** minterm is circled and the **bottom is not** circled, apply **z'** to the input

**No** need for **TT** Could be derived **directly** from **minterms**

**78STUDENTS-HUB.com** 



Don't Get Confused It has **NO** relation to K-Map

**ENCS** 2340



# **Extra Example:** | Implement  $F(A,B,C) = \Sigma(3,5,6,7)$  using  $4-t0-1$  multiplexer.

**n Variables** → **(2 n-1 x 1) Mux**







7STUDENTS-HUB.com

**n Variables** → **(2n-1 x 1) Mux**



**Extra Example:** Implement F (A, B, C, D) =  $\Sigma(1, 3, 4, 11, 12, 13, 14, 15)$  using **8-to-1** multiplexer



8GTUDENTS-HUB.com

STUDENTS-HUB.com Uploaded By: 1230358@stude<mark>nt.birzeit.celu</mark>n

**n Variables**  $\rightarrow$  **(2<sup>n-1</sup> <b>x 1)** Mux



# **Extra Example:** Implement F (A, B, C, D) =  $\Sigma$ (3, 5, 10, 11, 12, 15) +  $\Sigma$ (4, 8, 14) using **8-to-1**

multiplexer (**Use A,C,D as selection lines**)







 $n$  **Variables**  $\rightarrow$  $(2^{n-2} \times 1)$  **Mux** 



### **Extra Example:** Implement F (A, B, C, D) =  $\Sigma$ (3, 5, 10, 11, 12, 15) +  $\Sigma$ (4, 8, 14) using 4-to-1 multiplexer (**Use C,D as selection lines**)



Both Values **Similar** → **Constant** (0,1) **Different** → Check **A**,**B A B C D F** 0 0 1 0 **I<sup>1</sup>**

 1 0 1 1 **I<sup>1</sup>** 0 0 1 0 **I<sup>1</sup> A'B**

**A+B'**



1 0 1 0 **I<sup>1</sup>**



STUDENTS-HUB.com Uploaded By: 1230358@stude<mark>nt.birzeit.ce/</mark>Wil



- ֍ **Recall**: A decoder with **enable** input can function as a **demultiplexer**
- ֍ **Demultiplexer (Demux)**: It is a circuit that receives information from a **single line** and **directs** it to **ONE** of **2<sup>n</sup> output** lines.
- ֍ The **selection** of a **specific output** is controlled by the **bit** combination of **n selection** lines.
- ֍ A **demultiplexer** of **2<sup>n</sup> outputs** has **n selection** lines, which are used to **select** which output line to **send** the **input**.
- ֍ A **demultiplexer** is also called a **data distributor**.



**83STUDENTS-HUB.com** 

20 24 *Demultiplexer*

84S





$$
\begin{aligned} \mathbf{Y}_0 \, & = \, \bar{\mathbf{S}_1} \, \bar{\mathbf{S}_0} \, \mathbf{I} \\ \mathbf{Y}_1 \, & = \, \bar{\mathbf{S}_1} \, \mathbf{S}_0 \, \mathbf{I} \\ \mathbf{Y}_2 \, & = \, \mathbf{S}_1 \, \bar{\mathbf{S}_0} \, \mathbf{I} \\ \mathbf{Y}_3 \, & = \, \mathbf{S}_1 \, \mathbf{S}_0 \, \mathbf{I} \end{aligned}
$$







1:8 DeMux with Enable  $\|\$  **S** A 1:8 DEMUX takes a single data **input D**, enables it through an **Enable** signal **E**, and sends the data to one of the eight **outputs**  $Y_0$ – $Y_7$  based on the 3-bit **selection** lines **<sup>0</sup> ,<sup>1</sup> ,<sup>2</sup> 8** Outputs → **3** Selection Lines

E  $Y_{0}$ Y,  $1:8$ D **DEMUX** r <sub>6</sub> Y,  $S<sub>2</sub>$  $S<sub>1</sub>$  $S_{0}$ 



**E = 0**: All outputs are **0**, regardless of selection lines.  $E = 1$ : Data **D** is routed to the output **selected** by  $S_2S_1S_0$ 

85STUDENTS-HUB.com



### ֍ DeMuxes can be **connected** together to form a **larger** DeMux circuit



86STUDENTS-HUB.com

STUDENTS-HUB.com <mark>1x8 DEMUX</mark> Uploaded By: 1230358@stude<mark>nt.bitz.eit.ed!d</mark>ii

> ֍ DeMuxes can be **connected** together to form a **larger** DeMux circuit



87STUDENTS-HUB.com

**n Variables** → **(1-to-2 <sup>n</sup>) DeMux**



**Example:** Implement  $F_1(A,B,C) = \Sigma(0,3,7)$ ,  $F_2(A,B,C) = \Sigma(1,2,5)$  using **1-to-8** demultiplexer.



**What About Using 1-to-4 DeMux??**

**Same** as **Decoder** with: Decoder Inputs  $\rightarrow$  Selection Lines DeMux Input  $\rightarrow$  1

88STUDENTS-HUB.com

20 24 *Mux/DeMux*





89STUDENTS-HUB.com





- 1) An **enabled** state where the output may assume one of <u>two</u> possible values (0, 1)
- 2) A **disabled** state where the gate output is in a the **Hi-impedance** (Hi-Z) state
	- The circuit behaves like an **open circuit**, which means that the output appears to be **disconnected**
	- The circuit has **NO** logic **significance**
	- The circuit connected to the output of the three-state gate is **NOT** affected by the inputs to the gate
- ֍ A control input (**C**) is used to **control** the gate into either the **enabled** or **disabled** state.
	- ֍ C could be **Normal** (Active **High**) or **Inverted** (Active **Low**)
	- ֍ Output could be **Normal** (**Buffer**) or **Complemented** (**Inverter**)



90STUDENTS-HUB.com

STUDENTS-HUB.com Uploaded By: 1230358@stude<mark>nt.birzeit.celu</mark>n



Moha<del>mm</del>ed Khalil

## It is possible to implement **multiplexers** using **3-state** buffers

A **4-to-1** multiplexer may be constructed using **four 3-state** buffers and a **2-to-4** decoder





91STUDENTS-HUB.com ام المحترابات Upl<mark>daded By: 12</mark>30358@stude<mark>nt.birzeit.edu</mark> Upl<mark>daded By: 12</mark>30358



Implement the following Boolean functions (Together): (With minimum number of inputs in the external gates)

 $F_1(A, B, C) = \sum(3, 5)$  $F_2(A, B, C) = \sum (2, 4, 5, 6, 7)$ 

#### **Using:**

- A. 3x8 decoder constructed with AND gates.
- B. 3x8 decoder constructed with NAND gates.
- 2x4 decoders constructed with NAND gates.

Implement the following Boolean function:

$$
F_1(A, B, C, D) = \sum (0, 1, 2, 4, 6, 9, 12, 14)
$$

#### **Using:**

A. 8-to-1 MUX.

B. 4-to-1 MUXes, with minimum external gates.

Implement each of the following Boolean functions (**Separately**):

 $F_1(A, B, C) = \sum (0, 1, 3, 5), F_2(A, B, C) = \sum (0, 1, 4, 5)$ 

#### **Using:**

- A. 4-to-1 MUX.
- B. 1-to-4 DEMUX with one external gate.

### 92STUDENTS-HUB.com

STUDENTS-HUB.com Uploaded By: 1230358@stude<mark>nt.birzeit.celu</mark>n