Digital Systems Section 2

Chapter (4)

STUDENTS-HUB.com

Uploaded By: 1230358@student_birzeit_eduil

In Digital Systems, Logic circuits can be categorized as **combinational** or **sequential**

Sombinational Circuit

- Circuit made of logic gates only and perform an operation that can be specified logically by a set of Boolean functions.
- Circuit output at any time are determined only by the current combination (current state/value) of inputs.

Sequential Circuit

- Circuit is made of storage/memory elements and logic gates.
- Circuit output depend on the current combination of inputs and previously stored values.



- S A logic circuit is combinational if its outputs at any time are a function of only the present inputs
- S A combinational circuit is an interconnection of **logic gates only**
- S A combinational circuit does NOT have memory elements or feedback loops
- A combinational circuit is a **block** of logic gates having:
 - **1)** *n* inputs: $x_1, x_2 \dots, x_n$
 - **2)** *m* outputs: $f_1, f_2 \dots, f_m$
 - 3) Logic Gates and wires
- For n-input variables, there are 2ⁿ possible input combinations.
- There are m-outputs, and m can be greater than n.
- Each output variable can be described with a Boolean function expressed in terms of n or less input variables







- Sor any logic circuit, there are two main activities: **analysis and design**.
- Solution Analysis: Examine how the circuit behaves by determining the outputs based on given inputs and logic gates.
 - ➢ Circuit/Logic Gate → Boolean Expression/Truth Table
- Solution Series Seri
 - Desired Outputs/Truth Table → Boolean Expression → Circuit/Logic Gates



Analysis determines the logic function that a circuit implements

- Siven: a logic circuit
- Solution Desired: A **description** of the circuit either in the form of:
 - Boolean functions
 - Truth tables
 - Simply an explanation of the circuit



- **I.** Obtain Boolean expression/function from logic diagram
 - 1) Make sure that the given circuit is **combinational** and **NOT** sequential. The diagram of a combinational circuit has logic gates with **NO feedback** paths **or memory** elements.
 - **Label** all gate outputs that are a function of input variables.
 Obtain Boolean function for each gate.
 - **Label** all gate outputs that are a function of input variables and previously labeled gates.
 Obtain Boolean function for each of these gates.
 - 4) **Repeat** step (3) until the outputs of the circuit are obtained.
 - 5) **Substitute** of previously defined variables to obtain the output Boolean functions in terms of input variables only
 - 6) **Convert** and/or **simplify** the resultant <u>Output</u> functions to the **required final form** (SOP, POS, SOM, POM) using previously explained methods (Algebraic Manipulation, Expansion, K-Map)



ENCS 2340

Example:

20 24

- 1) Combinational 🗸
- Label all gate outputs that are a function of input variables. (T₁, T₂, F₂)
- 3) Label all gate outputs that are a function of input variables and previously labeled gates. (T₃)
- Repeat step (3) until the outputs of the circuit are obtained. (F1)
- **5)** Substitute \rightarrow F₁ (A,B,C)





7STUDENTS-HUB.com

Uploaded By: 1230358@student.birzeit.edulil



24

Example Cont.:

 $T_3 = F_2' T_1$





No need to find T1 as a function of input variables only, because it is an **intermediate** gate output



 $F_{1} = T_{3} + T_{2}$ $= F_{2}'T_{1} + ABC = (AB + AC + BC)'(A + B + C) + ABC$ = (A' + B')(A' + C')(B' + C')(A + B + C) + ABC $= A'BC' + A'B'C + AB'C' + ABC \checkmark$ Uploaded By: 1230

Uploaded By: 1230358@student.birzeit.edulil

Extra Example:



 $T_1 = BC$ $T_2 = (A'D)' = A + D'$

$$T_3 = (A'T_2)' = A + T_2' = A + A'D = A + D$$

 $T_4 = A' + T_1 = A' + BC$



 $F = T_3 T_4 = (A + D)(A' + BC) = AA' + ABC + A'D + BCD$ $= ABC + A'D + BCD = ABC + A'D \checkmark$ $G = T_2 T_4 = (A + D')(A' + BC) = AA' + ABC + A'D' + BCD'$ $= ABC + A'D' + BCD' = ABC + A'D' \checkmark$

9STUDENTS-HUB.com

Uploaded By: 1230358@student.birzeit.eduil

- **II.** Obtain the Truth Table from the Logic Diagram
 - 1) Prepare the **truth table** for **n** input variables and **2**ⁿ input **combinations**
 - 2) Label all gate outputs that are a function of input variables
 - **Fill** in the truth table for these outputs
 - **Label** all gate outputs that are functions of input variables and previously labeled gates
 Fill in the truth table columns for these outputs
 - 4) **Repeat** step (3) until the <u>columns</u> for **all** the outputs are obtained
 - 5) **Simplify** the obtained <u>Output</u> Function using K-Map (if required)



Example:

20 24





11STUDENTS-HUB.com

Uploaded By: 1230358@student.birzeit.eduil

Extra Example:



Analyze the below logic circuit by establishing the **truth table** for **F** and **G**.



Inputs								Out	puts
A	B	С	D	T_1	T_2	<i>T3</i>	T_4	F	G
0	0	0	0	0	1	0	1	0	1
0	0	0	1	0	0	1	1	1	0
0	0	1	0	0	1	0	1	0	1
0	0	1	1	0	0	1	1	1	0
0	1	0	0	0	1	0	1	0	1
0	1	0	1	0	0	1	1	1	0
0	1	1	0	1	1	0	1	0	1
0	1	1	1	1	0	1	1	1	0
1	0	0	0	0	1	1	0	0	0
1	0	0	1	0	1	1	0	0	0
1	0	1	0	0	1	1	0	0	0
1	0	1	1	0	1	1	0	0	0
1	1	0	0	0	1	1	0	0	0
1	1	0	1	0	1	1	0	0	0
1	1	1	0	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1
	Uploaded By: 1230358@student.birzeit.edu							PRHAIII	

12STUDENTS-HUB.com

> **Design** involves the <u>specifications</u> of **design objectives** and the <u>creation</u> of the **logic circuit diagram** according to these specifications

1) Specification

- Describe the problem
- Specify the **number** of inputs and outputs
- Assign a letter symbol to each input/output

2) Formulation

Convert the specification into truth tables for <u>outputs</u>

3) Logic Minimization

Derive a Boolean function for <u>each</u> output as a function of inputs and minimize these functions using K-map or Boolean algebra

4) Technology Mapping

Draw a **logic diagram** using logic gates/functional blocks

5) Verification

Verify the correctness of the design, either manually or using simulation

13STUDENTS-HUB.com

Uploaded By: 1230358@student.birzeit.edulil





Example: Design a circuit that takes **BCD** and convert it to **excess-3**



1) Specification

- **Describe**: Convert BCD code to Excess-3 code.
- **Specify**: <u>Input</u>: **4**-bit BCD code , <u>Output</u>: **4**-bit Excess-3 code
- **Assign**: BCD input: A, B, C, D, Excess-3 output: $w_1 x_1 y_1 z_2$

2) Formulation

- Done easily with a **truth table**
- **Note**: Output is **don't care** for 1010 to 1111

Inputs (BCD Code)				Outputs(Excess-3)			
A	B	С	D	W	X	у	Z
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0

Example Cont.: Design a circuit that takes **BCD** and convert it to **excess-3**

3) Logic Minimization using K-maps
 ▶ 4 outputs → 4 K-Maps





15STUDENTS-HUB.com

Uploaded By: 1230358@student.birzeit.edulil

Example Cont.:



ENCS 2340



Example Cont.: Design a circuit that takes **BCD** and convert it to **excess-3**

5) Verification

20 24

- S Can be done **manually**
 - **Extract** output functions from circuit diagram
 - Find the **truth table** of the circuit diagram
 - Match it against the specification truth table
- S Verification process can be **automated**
 - Using a **simulator** for complex designs



- Solution There are several combinational circuits that are employed extensively in the design of digital systems.
- Some of the second s
- Most **important** standard combinational circuits
 - Adders and Subtractors
 - Comparators
 - Decoders
 - Encoders
 - Multiplexers

19STUDENTS-HUB.com

Uploaded By: 1230358@student.birzeit.edulil

ENCS 2340



Full Adder (FA)

20 24

ENCS 2340

v

10

 m_2

 m_6

11

 m_{2}

 m_7

Z

C = xy + xz + yz

01

 m_1

 m_5

A full adder is a combinational circuit that forms the arithmetic sum of three bits B



²⁰₂₄ *Full Adder (FA)*



Solution Manipulate the expressions of **S,C** to get more familiar forms

x	y	Z	С	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

 $S = \sum(1,2,4,7)$ = x' y' z + x' yz' + xy' z' + xyz = (x' y' + xy)z + (x; y + xy')z' = (x \overline y)' z + (x \overline y)z' = (x \overline y) \overline z

$$C = \sum(3,5,6,7)$$

= $xy + xz + yz$
= $x' yz + xy' z + xy$
= $(x' y + xy')z + xy$
= $(x \oplus y)z + xy$





Solution Utilize the Standard HA circuit to build FA



23STUDENTS-HUB.com

Uploaded By: 1230358@student_birzeit_eduil

S Practical Arithmetic/Logical Functions

- Bitwise Operations: Perform operations on binary bit vectors (e.g., adding, subtracting, multiplying). Each bit position can utilize the same basic sub-function, allowing for consistency across operations.
- Modular Design Approach: To simplify the complexity of handling large inputs and outputs, design a reusable sub-function block (cell) for each <u>bit</u>. This block can be replicated (iterative array) to create larger functional blocks for overall operations, facilitating more manageable and efficient circuit design across various arithmetic and logical functions.





- Solution of addition proceeds on a bit-by-bit basis, right to left, beginning with the least significant bit (LSB)
- Solution Include the carry in the addition



25 TUDENTS-HUB.com

Uploaded By: 1230358@student.birzeit.eduil

S A Parallel Binary Adder is a digital circuit that produces the arithmetic sum of two binary numbers

We can construct it by cascading FAs. We need n-FA for an n-bit number

- Each **FA** adds 3 bits: A_i , B_i , $C_i \rightarrow$ producing: S_i and C_{i+1}
 - \bigcirc (C_i: Carry in, C_{i+1}: Carry out)

For 4-bit numbers $A + B \equiv A_3A_2A_1A_0 + B_3B_2B_1B_0$





20 24 Parallel Binary Adder

Example:

A = 1011

B = 0011



- Solution Standard Component. It can be used in many applications involving arithmetic operations
- Solution \mathbb{S} Observe that the design of this circuit by the **classical** method would require a <u>truth table</u> with $\mathbf{2^9} = 512$ entries ($n=9 : A_0A_1A_2A_3 B_0B_1B_2B_3 C_0$)
- It becomes possible to obtain a simple and straightforward implementation by using the previously mentioned Modular Design Approach to construct iteratively the 4-bit Parallel Binary Adder using sub-function blocks/cells of the Full Adder (FA)
- So This Parallel Binary Adder is commonly known as Ripple-Carry Binary Adder



- Solution The sum bits are readily available
- So We need to **wait** for the **last carry bit** (C_4) to be calculated (Propagated)
- Sector Back gate needs **some time** to produce output
- Solution Two gates (one AND & one OR) are used to generate each carry bit
 - For a four-bits Adder, C_4 is generated using (2×4) gates
- Solution This Carry waiting time is called Carry propagation and it <u>limits</u> the speed of overall computations



- ENCS 2340
- Solution The most widely used method to reducing the carry propagation in a parallel binary adder is called

the Carry Lookahead Logic.



305TUDENTS-HUB.com

Uploaded By: 1230358@student.birzeit.edulil

1	ŀ
ENCS	
2340	
2010	



 $C_0 = input carry$

$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 C_1$$

$$= G_1 + P_1(G_0 + P_0C_0)$$

 $= G_1 + P_1 G_0 + P_1 P_0 C_0$

$$C_3 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

- Solution Note that **P's and G's** are functions of only A's and B's (inputs)
- Solution ALL carries are **dependent** on the inputs **only** (C_3 does not have to wait for C_2 and C_1 to become available; C_3 is propagated at the **SAME TIME** as C_2 and C_1).
- Solution This SPEED GAIN is traded off with increase in COMPLEXITY (No. of Gates)

31STUDENTS-HUB.com

Uploaded By: 1230358@student.birzeit.edulil

 $C_{i+1} = G_i + P_i C_i$





325TUDENTS-HUB.com

Uploaded By: 1230358@studentabirzeit_eduir

4-bit Carry Lookahead Adder

20 24





- Seach sum output requires two XOR gates.
- Solution Soluti Solution Solution Solution Solution Solution Solution So
- S The **delay** of the carry lookahead adder is **constant**.

Uploaded By: 1230358@student.birzeit.edulil



$\Re \text{Recall}: A - B = A + 2's$ (B)

2's complement of B is taken by first finding the 1's complement (inverting each bit of B), then a 1 is <u>added</u>.

2's complement of B

Shis implies that, Subtraction can be performed using an adder by:

1) Invert the bits of input B (\rightarrow 1's complement of B)

2) Change C_0 to $1 (\rightarrow +1)$

3) Add A & 2's (B) (\rightarrow A-B)

Sinary subtractor can be used to perform subtraction for both signed and unsigned number systems



Binary Adder-Subtractor

20 24



Solution A four-bit <u>adder</u> can be used to design a circuit that can perform **both** the addition and subtraction operations by Introducing a Mode Bit (M) and 4 XOR Gates Solution $A = B' (\rightarrow B)$ can be inverted if <u>Xored</u> with 1)



Binary Adder-Subtractor

20 24




- Solution Solution
 - 1) For **Unsigned numbers** an overflow is detected from the **end carry** out of the most significant position.

Solve In a 4-bit adder, **A=1111**, **B=0001** → A+B=1 0000 [S = 0000 , C = 1 → Overflow]

- 2) For Signed Numbers:
 - She leftmost bit represents the sign
 - Solution Section Se
- S An overflow may occur if the two numbers added are **both** positive or **both** negative.
 - S An overflow condition can be detected by observing the carry into the sign bit position and the carry out of the sign bit position

↔ If these **two carries** are **NOT** equal, an overflow has occurred → **XOR gate** function

carries:	0 1	carries:	1 0
+70	0 1000110	-70	1 0111010
+80	0 1010000	-80	1 0110000
JDENTS-HUB.com	1 0010110	-150 Uploa	ded By: 1230358@studen



Unsigned numbers Case: C bit detects a carry after addition or a borrow after subtraction Ι.

Signed numbers Case: V bit detects an overflow

- V = 0 means **NO** overflow occurred and the n-bit result is correct
- V = 1 means overflow has occurred and the result needs n + 1 bits to fit \rightarrow The n-bit result is **incorrect**

38STUDENTS-HUB.com

Uploaded By: 1230358@student.birzeit.e



- Solution Section Section Section 3.5 Secti
- Shis adder is present in systems used to perform decimal addition **directly** (e.g. calculators, etc.)
- Solution State State
- Solution \oplus The carry digit from the previous stage could be either 0 or 1. \rightarrow need just **one-bit** for the carry digit
- Solution The **minimum** possible sum at any stage could be 0 + 0 + 0 = 0Solution The **maximum** possible sum at any stage could be 9 + 9 + 1 = 19
- Sequires a minimum of 9 inputs and 5 outputs
 - Input (A: 4 Bits , B: 4 Bits, Carry in: 1 Bit)

Output (Result: 4 Bits, Carry out: 1 Bit)



398 TUDENTS-HUB.com

	Bin	nary S	um			В	CD Su	m		Decimal
K	Z 8	Z 4	Z ₂	<i>Z</i> ₁	с	S 8	S 4	S 2	S 1	
0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	2
0	0	0	1	1	0	0	0	1	1	3
0	0	1	0	0	0	0	1	0	0	4
0	0	1	0	1	0	0	1	0	1	5
0	0	1	1	0	0	0	1	1	0	6
0	0	1	1	1	0	0	1	1	1	7
0	1	0	0	0	0	1	0	0	0	8
0	1	0	0	1	0	1	0	0	1	9
0	1	0	1	0	1	0	0	0	0	10
0	1	0	1	1	1	0	0	0	1	11
0	1	1	0	0	1	0	0	1	0	12
0	1	1	0	1	1	0	0	1	1	13
0	1	1	1	0	1	0	1	0	0	14
0	1	1	1	1	1	0	1	0	1	15
1	0	0	0	0	1	0	1	1	0	16
1	0	0	0	1	1	0	1	1	1	17
1	0	0	1	0	1	1	0	0	0	18
Г <mark>ЦЪ</mark> Б	EN\$S	-нѱв	.com	1	1	1	0	0	1	Uploaded

ENCS 2340

Recall: a **correction** in the sum is needed when the sum is **greater** than 9. The correction is **adding 6** to the sum.

→ The BCD adder will then consist of the 4-bit binary adder. A second 4bit binary adder is needed to add 6 to the sum when it is greater than 9.

When C = 0, **Do Nothing!**

When C = 1, **Add 0110** to the binary sum and provide an output carry for the next stage.

Uploaded By: 1230358@student.birzeit.edu

BCD Adder



 Z_4



- S Recall: Binary multiplication is done in the same way as decimal multiplication
- Solution System Syst
- Seach such multiplication forms a **partial product**.
- Successive partial products are shifted one position to the left.
- S The **final** product is obtained from the **sum** of the **partial** products.







Uploaded By: 1230358@student.birzeit.edulil

²⁰₂₄ Binary Multiplier

So For **J-bits** Multiplier and **K-bits** multiplicand we need:

- J x K AND gates, and
- (J 1) K-bit adders
- ▶ The <u>result</u> will be a product of (**J** + **K**) bits.

Example:





43STUDENTS-HUB.com

Uploaded By: 1230358@student.birzeit_edulil



44STUDENTS-HUB.com

20 24

Uploaded By: 1230358@studentabirzeit_eduli

- S A magnitude Comparator: a combinational circuit that compares two unsigned numbers A and B and determines their relative magnitudes.
 - Two Inputs:
 - 1) Unsigned integer A (m-bit number)
 - 2) Unsigned integer B (m-bit number)
 - Three outputs:
 - 1) A > B (GT output)
 - 2) A = B (EQ output)
 - 3) A < B (LT output)
 - Exactly one of the three outputs must be equal to 1 while the remaining two outputs must be equal to 0



Uploaded By: 1230358@student.birzeit.eduil

ENCS 2340

24

- Solution \mathbb{S} **Consider:** a circuit to <u>compare</u> two **4-bit** numbers A and B Input/output: 8 inputs 3 outputs \rightarrow **bugo** truth table (256 B)
 - Input/output: 8 inputs, 3 outputs \Rightarrow **huge** truth table (256 Rows)

 $A = A_3 A_2 A_1 A_0$

 $B = B_3 B_2 B_1 B_0$

S A better method to design this circuit is to follow the systematic way of comparison, where we compare each pair of bits starting from the most significant bit.

▶ If **all pairs** are **equal** \rightarrow A=B.

If we find a difference in the compared bits (i.e. one is 1 and the other is 0), → the number containing the 1 is larger

Case 1 (A = B):

 ◇ All pairs of bits should be equal (A_i= B_i, i = {0, 1, 2, 3})
 ◇ Equality using XNOR operation x_i = A_i B_i + A_i' B_i', i = {0, 1, 2, 3}
 ◇ A = B only if all x_i's are 1 → (A = B) = x₃x₂x₁x₀



46STUDENT 5- Pit Gemparator

Case 2 and 3 (A < B or A > B):

- \bigcirc Compare the **most-significant** bits (A₃ & B₃)
- If the two bits are **equal**, Compare the **next pair** of bits $(A_2 \& B_2)$
- Continue comparing the subsequent pairs of bits if the previous comparisons are equal (A₁ & B₁) and (A₀ & B₀)
- If Ai≠Bi at any stage, then:

A < B if $A_i = 0$ and $B_i = 1$ or, simply, if $A_i' B_i = 1$

OR **A** > **B** if
$$A_i = 1$$
 and $B_i = 0$ or, simply, if $A_i B'_i = 1$

 \rightarrow In logical expressions:

 $(A < B) = A'_{3}B_{3} + x_{3}A'_{2}B_{2} + x_{3}x_{2}A'_{1}B_{1} + x_{3}x_{2}x_{1}A'_{0}B_{0}$ $(A > B) = A_{3}B'_{3} + x_{3}A_{2}B'_{2} + x_{3}x_{2}A_{1}B'_{1} + x_{3}x_{2}x_{1}A_{0}B'_{0}$

Uploaded By: 1230358@student.birzeit.eduli







47STUDENTS-HUB.com

Uploaded By ^{(A}1230358@student birzeit eduil



- Solution Structure Stru
- So This called a **decoding** process as the circuit indicates when a particular code appears at the inputs → that's why we may call it a **decoder**
- S This could be extended to consider **all possible** combinations of the input bits

Secall: A binary code of n bits is capable of representing up to 2ⁿ distinct elements
 A decoder is a combinational circuit that converts binary information from n input lines to a maximum of 2ⁿ unique output lines

- **D** This is called an **n-to-m** line decoder. ($m \le 2^n$, with $m = 2^n$ we call it a Full Decoder)
- So The <u>output</u> whose value is **1** represents the **minterm** equivalent to the **binary input**.
 So Each **combination** of inputs will activate a **unique** output



48STUDENTS-HUB.com





Example: 3x8 Decoder

- So The 3 inputs are **decoded** into 8 outputs, each representing **one** of the **minterms** of the three input variables (Minterms Indicator)
- Could be considered as **Binary-to-Octal** Decoder R

Inputs					Out	puts	ONLY O	NE Outpu	It is Activated	
x	y	z	Do	D ₁	D ₂	D ₃	D 4	D ₅	D 6	D 7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

49STUDENTS-HUB.com

Uploaded By: 1230358@student.birzeit.edu

Decoders



ENCS 2340

Decoders may constructed using NAND gates (Inverted Output Decoders)

- Decoders may include one or more **enable** inputs to control the circuit <u>operation</u> (Demultiplexer)
 - An **enable** is an **extra** input that will **activate** or **shut off** the Decoder

Inverted Output 2 x 4 Decoder with **Enable**







ENCS 2340

The **bubble** indicates that the decoder is **enabled** when E=0Sometime denoted as **E**

Active High: When Outputs are 1 (Normal Output, AND Gates Used) Active Low: When Outputs are 0 (Inverted Output, NAND Gates Used)

> Active High \rightarrow minterms Generator Active Low \rightarrow maxterma Generator $30358@student_birzeit_ed$

²⁰ Decoders



Decoders with **enable** inputs can be **connected** together to form a **larger** decoder circuit 6

Enable

Active high **3x8** Decoder using **2x4** Decoders



A_2	A_1	A_0	Y_7	Y_6	Y_5	Y_4	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0

No bubble \rightarrow the decoder is

Be careful: Don't get confused 52 TUDENTS-HUB etween E and the **input** variable (A₂)

Uploaded By: 1230358@student.birzeit.eduli

- Solution **Recall**: A <u>decoder</u> provides the **2ⁿ minterms** of **n** input variables.
- S **Recall**: Any Boolean function can be expressed in sum-of-minterms form.
- S A decoder together with an external OR gate provides a logic implementation of the function
 - Since **all** the **minterms** of the function are **available** at the output then there is **NO** need for simplification
 - Inputs to each OR gate are selected from the decoder outputs according to the list of minterms of each function

A combinational circuit with **n** inputs and **m** outputs can be implemented with an **n-to-2**ⁿ decoder and **m** OR gates



Uploaded By: 1230358@student_birzeit_eduli

ENCS 2340

Example: Full Adder Implementation Using Active High (And) Decoders



54STUDENTS-HUB.com

Uploaded By: 1230358@student_birzeit_eduil

ENCS 2340



Example: Implementation of $F = \Sigma(3, 5, 6, 7)$, Using Active Low (NAND) Decoders



55 TUDENTS-HUB.com

Uploaded By: 1230358@student.bitzeit.eduli

General Considerations

- S A function with a **long** list of **minterms** requires an **OR** gate with a **large** number of inputs.
- S A function having a list of k minterms can be expressed in its complemented form F' with (2ⁿ − k) minterms
- If the number of minterms in the function is greater than 2ⁿ/2 → F' can be expressed with fewer minterms
 Same Applied in the case of maxterms
- S Recall: Active-High Decoder: minterm generator & Active-Low Decoder: maxterm generator

Steps for Optimized Implementation Using Decoders

- 1) Select **Simplest/Minimal** Form:
 - Solution F and $F' \rightarrow$ choose the one with the **fewest** terms
- 2) Choose Decoder and External Gate
 - Minterm Generation (Active-High Decoder): Use OR with F, NOR with F'
 - Maxterm Generation (Active-Low Decoder): Use AND with F, NAND with F'
- 3) Optimize with Smaller Decoders (if needed/required)
 - S Assign the **most significant variable** as an **enable input** for smaller decoders.
 - Share **remaining inputs** across the decoders.

Uploaded By: 1230358@student.birzeit.edulil

Important!!

Decoder Type Selection and External Gate Combination

Function Type/Form	Decoder Type	Combining Gate	Explanation
F (fewest minterms)	Active-High (Minterm Generator)	OR Gate to combine minterm outputs (of F)	OR gate groups outputs representing F minterms
F' (fewest minterms)	Active-High (Minterm Generator)	NOR Gate to combine minterm outputs of (F')	NOR gate groups outputs for F ' minterms \rightarrow F
F (fewest maxterms)	Active-Low (Maxterm Generator)	AND Gate to combine maxterm outputs (of F)	AND gate groups outputs representing F maxterms
F' (fewest maxterms)	Active-Low (Maxterm Generator)	NAND Gate to combine maxterm outputs (of F')	NAND gate groups outputs for F ' maxterms, \rightarrow F

Summary

20 24

Step	Description	
1. Simple Form	Determine whether F or F' has fewer terms (minterms/maxterms).	Example:
2. Select Decoder	Choose Active-High for minterms, Active-Low for maxterms.	$F_1(A, B, C) = \sum (3, 5)$
3. Combine with Gate	Use OR/NOR for Active-High (F/F'), AND/NAND for Active-Low (F/F')	$F_2(A, B, C) = \sum (2, 4, 5, 6, 7)$
4. Smaller Decoders	Enable input used for MSB, others shared among decoders (As Required)	

57STUDENTS-HUB.com

Uploaded By: 1230358@student_birzeit_eduil



Extra Example: Construct a **4-to-16** decoder with Five **2-to-4** decoders with enable



Decoders

20 24



Extra Example: Construct a **5-to-32** decoder with **four 3-to-8** decoders with **enable** and a **2-to-4** decoder



598 TUDENTS-HUB.com

Uploaded By: 1230358@student.birzeit.eduil



- It has maximum of 2ⁿ input lines and n output lines
- Output lines give the binary code of the input lines
- **Only 1** input line should be **active** at a time D





60STUDENTS-HUB.com

Uploaded By: 1230358@student.birzeit.edu

ENCS 2340

Example: Design an Octal to Binary **Encoder** (8-to-3 Encoder)

	Outputs				Inputs						
	z	y	x	D ₇	D ₆	D ₅	D_4	D ₃	D ₂	D ₁	Do
	0	0	0	0	0	0	0	0	0	0	1
Z = D1 + D3 + D5 + D	1	0	0	0	0	0	0	0	0	1	0
Y = D2 + D3 + D6 + D	0	1	0	0	0	0	0	0	1	0	0
1 - D2 · D3 · D0 · D	1	1	0	0	0	0	0	1	0	0	0
X = D4 + D5 + D6 + D	0	0	1	0	0	0	1	0	0	0	0
	1	0	1	0	0	1	0	0	0	0	0
	0	1	1	0	1	0	0	0	0	0	0
	1	1	1	1	0	0	0	0	0	0	0

Limitations

- If **two** inputs are **active simultaneously** (say $D_3 = D_6 = 1$), then the output = 111 which does **NOT** represent either binary 3 or binary 6 (Wrong Code)
 - C Encoder circuits must establish an **input** priority to ensure that **only one** input is encoded
- If ALL Input = 0s \rightarrow ALL output = 0s which is the **same** output when $D_0 = 1$
 - C This discrepancy can be resolved by providing **one more output** to indicate whether at least one input is equal to 1

To overcome these limitations, we may use a priority encoder 30358@student.bit 61STUDENTS-HUB

ENCS 2340

S A priority encoder is an encoder circuit that includes the **priority** function

if **two or more inputs** are equal to **1** at the <u>same time</u> \rightarrow

the input having the highest priority will take precedence

S A valid bit (v) is introduced at output to indicate the invalid all 0s input combination

	Inp	uts	Outputs				
Do	D 1	D ₂	D ₃	x	y	V	
0	0	0	0	Х	Х	0	
1	0	0	0	0	0	1	
X	1	0	0	0	1	1	
X	X	1	0	1	0	1	
X	Х	X	1	1	1	1	

In place of the 'X', you substitute '1' then a '0': $X \rightarrow 2$ minterms (0,1) $XX \rightarrow 4$ minterms (00,01,10,11) $XXX \rightarrow 8$ minterms (000,001,010,011,100,101,110,111)

4-to-2 Priority Encoder



Uploaded By: 1230358@student.birzeit.edulil



4-to-2 Priority Encoder

 $X = D_{2} + D_{3}$ $Y = D_{3} + D_{1}D_{2}'$ $V = D_{0} + D_{1} + D_{2} + D_{3}$ V is 0 or





63STUDENTS-HUB.com

Uploaded By: 1230358@student.birzeit.edulil





64STUDENTS-HUB.com

Uploaded By: 1230358@studentabirzeit_eduir



- Multiplexer
- S A multiplexer (MUX) is a combinational circuit that **selects** binary information from one of **many** input lines and directs it to a single output line.

ENCS 2340

- Solution for the selection is performed using **selection control lines**.
- Solution Normally, there are 2ⁿ input lines and n selection lines.
- A MUX acts as an electronic **switch** that **selects one** of several sources.





S Applications of MUX



²⁰₂₄ *Multiplexer*



67STUDENTS-HUB.com

Uploaded By: 1230358@student.birzeit.edulil

ENCS 2340

- ENCS 2340
- S A multiplexer is also called a data selector, since it selects one of many inputs and steers the binary information to the single output line
- Solution input lines.
 Solution input lines.
- ℅ In general, for 2ⁿ-to-1 multiplexer
 - Data **selection** lines \rightarrow **n**
 - **Input** lines $\rightarrow 2^n$
 - Dutput lines → always 1
- Sⁿ-to-1 multiplexer is constructed from
 - n-to-2ⁿ Decoder
 - **2**ⁿ input lines connected to the AND gates.
 - The outputs of the AND gates are applied to a single OR gate

$$Y = m_0 I_0 + m_1 I_1 + m_2 I_2 + \ldots + m_{2^n - 1} I_{2^n - 1}$$

MUX Output (General)

68<mark>5</mark>TUDENTS-HUB.com

Uploaded By: 1230358@student.birzeit.eduil

695

- Multiplexers may have an enable input, similar to decoders, to control the operation of the unit
- Some Some Solution Solutio
 - It is viewed as a circuit that selects one of two M-bit sets of data lines



Remember: The **bubble** indicates that









Solution Muxes can be **connected** together to form a **larger** Mux circuit



Solution Muxes can be **connected** together to form a **larger** Mux circuit





8x1 MUX

Solution Muxes can be **connected** together to form a **larger** Mux circuit





Always Follow/Consider the internal Labels To determine MSB & LSB (Connection Order)

72STUDENTS-HUB.com

Uploaded By: 1230358@student.birzeit.eeluii


ENCS 2340







We can implement any **n** variable Boolean function using a **MUX** with **n** select lines (2ⁿ input lines)

Solution for the state of the selection lines.
Solution is a set to 0 or 1, depending on which minterm of the function is present.

Implement
$$F(x, y) = \sum(1, 2)$$
 using multiplexer(s)
0 I_0
1 I_1
1 I_2 MUX Y
0 I_3 $S_1 S_0$
Input \rightarrow Selection

755TUDENTS-HUB.com

Uploaded By: 1230358@student.birzeit.edulil

ENCS 2340



Example: Implement $F(\mathbf{x}, \mathbf{y}, \mathbf{z}) = \Sigma(1, 2, 6, 7)$ using **8-to-1** multiplexer.

Solution: Connect the variables x, y, z to the selection inputs S_2 , S_1 , and S_0 . Then set $I_0 = I_3 = I_4 = I_5 = 0$ and $I_1 = I_2 = I_6 = I_7 = 1$.



76STUDENTS-HUB.com

Uploaded By: 1230358@student.birzeit.edulil

n Variables \rightarrow (2ⁿ x 1)Mux

Solution Select Sele

ENCS 2340

- 1) Connect the first **(n-1)** variables to the **select** lines
- 2) The **remaining single** variable of the function is used for the **data inputs (x, x', 1, 0)**



Solution Stress Stre

- A. List the **input** of the multiplexer (**z**)
- B. List under it all the **minterms** in (2) Rows and (4) Columns
- C. The **first half** of the minterms is associated with the **Primed Variable (z')** and the **second half** with the **Normal Variable (z)**
- D. The given function is implemented by circling the minterms of the function and applying the following **rules** to find the values for the inputs of the multiplexer
 - 1) If **both** the minterms in the column are **not** circled, apply 0 to the corresponding input
 - 2) If **both** the minterms in the column are circled, apply **1** to the corresponding input
 - 3) If **the bottom** minterm is circled and the **top is not** circled, apply **z** to the input
 - 4) If the top minterm is circled and the **bottom is not** circled, apply z' to the input

No need for TT Could be derived directly from minterms

78STUDENTS-HUB.com



Don't Get Confused It has **NO** relation to K-Map

ENCS 2340



Extra Example: Implement $F(A,B,C) = \Sigma(3,5,6,7)$ using **4-to-1** multiplexer.

n Variables \rightarrow (2ⁿ⁻¹ x 1) Mux







20 24

798 TUDENTS-HUB.com

n Variables \rightarrow (2ⁿ⁻¹ x 1) Mux



Extra Example: Implement F (A, B, C, D) = $\Sigma(1, 3, 4, 11, 12, 13, 14, 15)$ using **8-to-1** multiplexer



⁸CTUDENTS-HUB.com

Х

81STUDENTS-HUB

24

n Variables \rightarrow (2ⁿ⁻¹ x 1) Mux



Extra Example: Implement F (A, B, C, D) = $\Sigma(3, 5, 10, 11, 12, 15) + \Sigma(4, 8, 14)$ using **8-to-1** multiplexer (Use A, C, D as selection lines) С D F В **I**0 Both Values **Similar** \rightarrow **Constant** (0,1) I_0 Different → Check B В I_2 Х **I**0 8-to-1 В I_3 MUX Х **Be Carful about the Order** <mark>(11)</mark> **B'** (10) I_7

ONLY Consider **Don't Care**, when other circles exist in the same Column

B'

I٦

(12)

(14)(15)

1₇

I₆

B

В

I0



n Variables \rightarrow (2ⁿ⁻² x 1) Mux



Extra Example: Implement F (A, B, C, D) = $\Sigma(3, 5, 10, 11, 12, 15) + \Sigma(4, 8, 14)$ using **4-to-1** multiplexer (**Use C**, **D as selection lines**)

Α	В	С	D	F	
0	0	0	0	0	I _o
0	0	0	1	0	I ₁
0	0	1	0	0	I ₂
0	0	1	1	1	l ₃
0	1	0	0	Χ	I _o
0	1	0	1	1	I ₁
0	1	1	0	0	I 2
0	1	1	1	0	l ₃
1	0	0	0	X	I ₀
1	0	0	1	0	I ₁
1	0	1	0	1	I ₂
1	0	1	1	1	l ₃
1	1	0	0	1	I ₀
1	1	0	1	0	I ₁
1	1	1	0	X	I ₂
	1	1	1	1	l ₃

Both Values Similar \rightarrow Constant (0,1)									
		Dif	fere	nt –	Ch	eck A,B			
A	В	С	D	F					
0	0	0	1	0	I ₁				
0	1	0	1	1	I ₁	A /D			
1	0	0	1	0	I ₁	AD			
1	1	0	1	0	I ₁				

		F	D	С	В	Α
	I ₃	1	1	1	0	0
	l ₃	0	1	1	1	0
A+B'	I ₃	1	1	1	0	1
	I ₃	1	1	1	1	1





- S Recall: A decoder with enable input can function as a demultiplexer
- Some interpretent of the second se
- Solution of a specific output is controlled by the **bit** combination of **n** selection lines.
- S A demultiplexer of **2ⁿ outputs** has **n selection** lines, which are used to **select** which output line to **send** the **input**.
- S A **demultiplexer** is also called a **data distributor**.



83STUDENTS-HUB.com

20 24 Demultiplexer

84S





$$egin{array}{rl} {
m Y}_0 \ = \ ar{{
m S}_1} \ ar{{
m S}_0} \ {
m I} \ {
m Y}_1 \ = \ ar{{
m S}_1} \ {
m S}_0 \ {
m I} \ {
m Y}_2 \ = \ ar{{
m S}_1} \ ar{{
m S}_0} \ {
m I} \ {
m Y}_3 \ = \ ar{{
m S}_1} \ ar{{
m S}_0} \ {
m I} \ {
m Y}_3 \ {
m I} \end{array}$$

Select	Outputs					
s ₁	s ₀	Y3	Y2	Y ₁	Y ₀	
0	0	0	0	0	I	
0	1	0	0	Ι	0	
1	0	0	I	0	0	
1	1	Ι	0	0	0	





1:8 DeMux with Enable

85 TUDENTS-HUB.com

Solution A 1:8 DEMUX takes a single data **input D**, enables it through an **Enable** signal **E**, and sends the data to one of the eight **outputs** $Y_0 - Y_7$ based on the 3-bit **selection** lines S_{0}, S_{1}, S_2

8 Outputs \rightarrow **3** Selection Lines



E	S 2	Sı	So	Yo	Yı	Y 2	Υз	Y 4	Y5	Y6	Y 7
0	Х	Х	Х	0	0	0	0	0	0	0	0
1	0	0	0	D	0	0	0	0	0	0	0
1	0	0	1	0	D	0	0	0	0	0	0
1	0	1	0	0	0	D	0	0	0	0	0
1	0	1	1	0	0	0	D	0	0	0	0
1	1	0	0	0	0	0	0	D	0	0	0
1	1	0	1	0	0	0	0	0	D	0	0
1	1	1	0	0	0	0	0	0	0	D	0
1	1	1	1	0	0	0	0	0	0	0	D

E = **0**: All outputs are **0**, regardless of selection lines. **E** = **1**: Data **D** is routed to the output **selected** by $S_2S_1S_0$



Solution DeMuxes can be **connected** together to form a **larger** DeMux circuit



⁸⁶STUDENTS-HUB.com







87STUDENTS-HUB.com

n Variables \rightarrow (1-to-2ⁿ) DeMux



Example: Implement $F_1(\mathbf{A},\mathbf{B},\mathbf{C}) = \Sigma(0,3,7)$, $F_2(\mathbf{A},\mathbf{B},\mathbf{C}) = \Sigma(1,2,5)$ using **1-to-8** demultiplexer.



What About Using 1-to-4 DeMux??

Same as Decoder with: Decoder Inputs → Selection Lines DeMux Input → 1

88 TUDENTS-HUB.com

20 24 Mux/DeMux





88 TUDENTS-HUB.com





- 1) An **enabled** state where the output may assume one of <u>two</u> possible values (**0**, **1**)
- 2) A disabled state where the gate output is in a the **Hi-impedance** (Hi-Z) state
 - The circuit behaves like an open circuit, which means that the output appears to be disconnected
 - The circuit has NO logic significance
- C The circuit connected to the output of the three-state gate is **NOT** affected by the inputs to the gate
- S A control input (C) is used to **control** the gate into either the **enabled** or **disabled** state.
 - S C could be Normal (Active High) or Inverted (Active Low)
 - Solution of the second second



90STUDENTS-HUB.com

ENC5 2340

It is possible to implement **multiplexers** using **3-state** buffers

A 4-to-1 multiplexer may be constructed using four 3-state buffers and a 2-to-4 decoder





91STUDENTS-HUB.com



Implement the following Boolean functions (Together): (With minimum number of inputs in the external gates)

 $F_1(A, B, C) = \sum (3, 5)$ $F_2(A, B, C) = \sum (2, 4, 5, 6, 7)$

Using:

- A. 3x8 decoder constructed with AND gates.
- B. 3x8 decoder constructed with NAND gates.
- C. 2x4 decoders constructed with NAND gates.

Implement the following Boolean function:

$$F_1(A, B, C, D) = \sum (0, 1, 2, 4, 6, 9, 12, 14)$$

Using:

A. 8-to-1 MUX.

B. 4-to-1 MUXes, with minimum external gates.

Implement each of the following Boolean functions (Separately):

 $F_1(A, B, C) = \sum (0, 1, 3, 5), F_2(A, B, C) = \sum (0, 1, 4, 5)$

Using:

- A. 4-to-1 MUX.
- B. 1-to-4 DEMUX with one external gate.

92<mark>5</mark>TUDENTS-HUB.com