# **Experiment #8**

## **Post Lab**

Name: Mohammed Jamil Saada

Number: 1221972

- Verilog Codes :
  - Full Adder:

• Four Bit Adder

```
FourBit_Adder.v
🖺 FullDesign.bdf
                                                  Full_Adder.v
3
         module FourBit Adder(input [3:0]A, input [3:0]B, input c in, output [3:0]sum, output c out);
١
          //Mohammed Jamil Saada - 1221972
      5
         wire [2:0] c;
Ē
          Full Adder FA0(A[0],B[0],c in,sum[0],c[0]);
Ē
          Full_Adder FA1(A[1],B[1],c[0],sum[1],c[1]);
          Full_Adder FA2(A[2],B[2],c[1],sum[2],c[2]);
          Full_Adder FA3(A[3],B[3],c[2],sum[3],c_out);
     11
          endmodule
Ž
à
```

#### • Four Bit AND:

#### Four Bit OR

### • (4-bit input ) Multiplexer 2X1

```
| TullDesign.bdf | Tull
```

