# Digital Systems Section 2

Chapter (5)

STUDENTS-HUB.com

STUDENTS-HUB.com Uploaded By: 1230358@stude<mark>nt.birzeit.ce/</mark>Wil

In Digital Systems, Logic circuits can be categorized as **combinational** or **sequential** 

#### **Combinational Circuit**

- **D** Circuit made of **logic gates only** and perform an operation that can be specified logically by a set of Boolean functions.
- ↇ Circuit output at any time are determined **only by the current combination (**current state/value**)** of inputs.
- **Sequential Circuit** 
	- ↇ Circuit is made of **storage/memory** elements and **logic gates**.
	- ↇ Circuit output depend on the current combination of inputs and **previously stored values.**







- ֍ A **sequential** circuit consists of a **combinational** circuit to which **storage** elements are connected to form a **feedback** path.
	- ↇ It can **store**, **retain** and then **retrieve** this information
- ֍ The **storage/memory** elements are devices capable of **storing** binary information  $\bullet$  The **stored binary** information define the **current/present state (Q(t))** of the sequential circuit at any given *time*.
- ֍ A sequential circuit receives information from an **external** inputs as well as the **current/present**  state of the **memory** elements to determine the **output** and **next state** (**Q(t+1)**).
	- The **outputs** of the sequential circuit are **functions** of the **inputs** and the **present state** of the **memory** elements.



3STUDENTS-HUB.com

STUDENTS-HUB.com Block Diagram of Sequential GitteitSB<sub>y:</sub> 1230358@student.bitzeit.edu il

#### *Sequential vs. Combinational Circuits*

20 24

#### ֍ The **combinational** circuit of a 4-bit binary adder comprises 4 full-adders



#### ֍ The **sequential** circuit of a 4-bit binary adder comprises a full-adder and **memory**



4STUDENTS-HUB.com



**FNCS** 2340

֍ A **sequential** circuit is specified by a **time sequence** of inputs, outputs, and **internal** states.

**Two** main **types** of sequential circuits based on the **timing** of their signals

- ֍ **Asynchronous** Sequential circuits: behavior depends on the **order** of **change** of **input** signals and can be affected at **any instant** of time [**Out** of this Course Scope]
- ֍ **Synchronous** Sequential Circuits behavior is defined from the knowledge of signals at **discrete** instants of time.

#### **Synchronous** Sequential Circuit

- ↇ Uses a **clock** signal as an additional **input**
- ↇ Changes in the memory elements are **controlled** by the **clock**
- $\bullet$  Changes happen at **discrete** instances of time

#### **S** Asynchronous Sequential Circuit

- **D** No clock signal
- ↇ Changes in the memory elements can happen at **any** instance of time

#### ֍ Our focus will be on **Synchronous** Sequential Circuits

**B** Easier to design and analyze compared to asynchronous sequential circuits

### 5STUDENTS-HUB.com

- ֍ Synchronous sequential circuits use a **clock** signal
- The clock signal is an **input** to the **memory** elements
- The clock **determines** when the **memory** should be **updated**
- ֍ The **present state** = **output** value of memory (**stored**)
- ֍ The **next state** = **input** value to memory (**NOT stored** yet)
- ֍ **Q(t)** → **present state**
- $Q(t+1)$   $\rightarrow$  **next** state











- ֍ Clock generator provides a clock signal having the form of a **periodic** train of clock **pulses**
- ֍ The clock determine **when computational activity will occur** in the circuit  $\bigodot$  (Transition from  $0\rightarrow 1$ , or  $1\rightarrow 0$ )
- ֍ The other signals (inputs and current state) determine **what changes** will take place affecting the **storage** elements and the **outputs**
- **Synchronous** sequential circuits that **use clock pulses** to control storage elements are called **clocked sequential circuits**







- $\mathcal{F}_{\text{pos}}$  = Time of the **positive** portion of the clock
- ֍ **T** = **Duration** of a **complete** cycle
- ֍ **Duty** Cycle = **Tpos /T** 50% **duty** cycle divides the clock period into **half positive** and **half** zero (**negative**)
- ֍ The **frequency** of the clock is **F=1/T** Example: clock period (T) is **1ns** → frequency (F) is **1GHz**

**8STUDENTS-HUB.com** 





֍ Clock is a **periodic** signal = Train of **pulses** (1's and 0's) ↇ The **same** clock **cycle repeats indefinitely** over time

- ֍ **Positive** Pulse: when the level of the clock is **1**
- ֍ **Negative** Pulse: when the level of the clock is **0**
- ֍ **Rising** Edge (**Positive** Edge): when the clock **goes** from **0** to **1**

֍ **Falling** Edge (**Negative** Edge): when the clock **goes** from **1** down to **0**

9STUDENTS-HUB.com

- ֍ Memory elements can **store and maintain** binary states (0's or 1's)
	- *D* Until directed by an **input** signal to **change state** Or the **power** source is lost
- ֍ Main differences between memory elements are the **number** of **inputs** and **how** they **change** state

#### ֍ **Two** main **types**:

- **Latches** are **level-sensitive** (sensitive to the **level** of the clock)
- ↇ **Flip-Flops (FF)** are **edge-sensitive** (sensitive to the **edge** of the clock **The Transition**)
- ֍ **Flip-Flips (FF)** are the basic storage elements in **synchronous** sequential circuits ֍ **A Flip-Flop (FF)** is made up of a **latch/latches** with **clock** control

**One** latch or flip-flop can store one bit of information **Four** main types of latches and flip-flops: **SR, D, JK**, and **T** 

**ENCS** 2340





֍A **latch** is a temporary binary storage element that can store 0 or 1 ֍Two **stable** states – **Bi-stable** ֍Can "**remember**" **one** bit of information

֍**Latches** are the **basic** building blocks of more practical types of flip-flops

֍**Feedback** connection – **outputs** are **connected back** to the **inputs**

֍Easily **constructed** from a **pair** of **NOR** gates or a **pair** of **NAND** gates

֍Two types: **SR** Latch, **D** Latch



Two inputs: S (Set) and R (Reset)



֍**SR** stands for **Set-Reset**

Two outputs:  $Q$  and  $\overline{Q}$ 

**S**Two types of SR latches:

- ֍Active-**HIGH** input SR latch (two cross-coupled **NOR** gates)
- ֍Active-**LOW** input SR latch (two cross-coupled **NAND** gates)

֍**Output** of each gate is connected to an **input** of the **opposite** gate











֍An additional **Enable/Control** input signal **En** is used

֍Enable **controls when** the state of the latch can be **changed**

- 1)  $En = 0 \rightarrow S$  and R inputs have **NO** effect on the latch [Latch is Disabled] **C** The latch will remain in the same state, regardless of S and R
- 2) En=**1** → **normal** SR latch operation [**Latch is Enabled**]

### ֍ **NOR** SR → **AND** Gates are used with En

֍ **NAND** SR → **NAND** Gates are used with En [**Inverted Behavior**]



**ENCS** 2340





## ֍ All SR Latches have One Major **Issue** → Undefined/Indeterminant/Forbidden **State**

- ֍ This **undefined** state only exists when **both** inputs (S,R) are equal to 1/0 (depends on the used gates)
- ֍ A solution is to make sure that **both** inputs are **NOT** 1/0 at the **same time**, is to have a **single input only (D)**  $\rightarrow$  **D Latch** 
	- **C** Only one **data input** D
	- An **inverter** is added:  $S = D$  and  $R = D'$
	- S and R can **never** be 11/00 **simultaneously**  $\rightarrow$  **No** undefined state
	- When En=0, Q remains the same (No change in state), When En=1,  $Q = D$  and  $Q' = D'$
	- It is also called a **transparent** latch because whatever appears at the D input follows at the Q output (**Q=D**)







#### Q **follows** D

- $\odot$  When D = 1, Q becomes 1 and so on
- However, if the enable input E is 0, **Q will retain its state** (Q will not change, it will not follow D)
- In short, if a D latch is **disabled** → it can **store/retain** one **data** bit (0 or 1)







19STUDENTS-HUB.com

- ֍ A latch is **level-sensitive** (sensitive to the **level** of the **En**)
- ֍ As long as the **enable** signal (control) is **high** then **Any change** in the value of **input** *D* appears in the output Q

֍ Output **keeps changing** its **value** as long as the enable is **activated (high) G** Final value of output Q is **uncertain** 

֍ Due to this **uncertainty**, latches are **NOT** used as memory elements in **synchronous** circuits **S** Used mainly in **Asynchronous** circuits

֍ To overcome these issues, a **synchronized** latch is needed **Flip-Flop (FF)**

- **1) A Clock** Signal is connected to the **En** input → **Clocked** Latch (Synchronized Level-Triggering) The data might **change** while the clock is **HIGH**
- **2) Construct** the clock in a way that **enable** the latch/FF for a **very small amount** of time At signal **transition only** [clock edge] → **Edge-Triggering** (Positive or Negative)
	- Edge **detection** circuit is needed

**Flip-Flop** is a synchronized **Edge Triggered** Latch with Edge detection circuit **connected** to its Enable input

20STUDENTS-HUB.com

STUDENTS-HUB.com Uploaded By: 1230358@stude<mark>nt.birzeit.celu</mark>n

**ENCS** 2340





21STUDENTS-HUB.com



- ֍ **Recall**: In **Level-Trigger** elements (latches), As long as the control (En) is **high** → output **may** change state.
- To overcome this, we use **Edge Trigger** Control → output will change **only** when a 0→1 or 1→0 **transition** occurs
- To achieve **Edge Trigger**  $\rightarrow$  a clock (CLK) signal is used to drive the control (enable) input of a latch
	- This clock will **trigger** the flip-flop to **change** state only at the **transition**



- We connect the **edge-detection** circuit at the **enable** input of the D latch
	- ↇ This converts it to an **edge-triggered** D latch
	- ↇ This new circuit is also called an Edge-Triggered **D Flip Flop (D-FF)**
- We usually specify it as
	- ↇ a **positive-edge** triggered flip-flop
	- ↇ OR as a **negative-edge** triggered flip-flop



֍ The **dynamic** indicator (**>**) denotes that flip-flop responds to the edge **transition** of the clock

֍ A **bubble** adjacent to the dynamic indicator denotes that it is a **negative-edge** triggered flip-flop

23STUDENTS-HUB.com

Mohammed Khalil STUDENTS-HUB.com Uploaded By: 1230358@student.birzeit.edu

**ENCS** 2340

2**-S**TUDENTS-HUB.com





- ֍ When the input **clock (Clk)** makes a **positive** transition (i.e., moves from  $0$  to 1), the value of D is **transferred** to Q
- ֍ A **negative** edge of the clock does **NOT affect** the output
- The output is **NOT affected** by changes in D when the **Clk** is in the **steady** logic-1 **level** or the logic-0 **level**
- ֍ This type of flip-flop responds to the **transition** from **0 to 1** and **nothing else**
- ֍ When the input **clock (Clk)** makes a **negative** transition (i.e., moves from  $1$  to 0), the value of D is **transferred** to Q
- ֍ A **positive** edge of the clock does **NOT affect** the output
- ֍ The output is **NOT affected** by changes in D when the **Clk** is in the **steady** logic-1 **level** or the logic-0 **level**
- ֍ This type of flip-flop responds to the **transition** from **1 to 0** and **nothing else**



- Common Design/Configuration of the Negative Edge-Triggered D Flip-Flop
- ֍ Built using **two** latches in a **master-slave** configuration
	- **D** A master latch (D-type) receives external inputs
	- *D* A slave latch (D-type) receives **inputs** from the **master** latch
- ֍ Only **ONE** latch is **enabled** at **any** given time
	- $\bullet$  When **Clk=1**, the **master is enabled** and the D input is latched (**slave is disabled**)
	- $\bullet$  When **Clk=0**, the **slave is enabled** to generate the outputs (**master is disabled**)





**ENCS** 2340

#### *Master-Slave D-FF (Negative Edge-Triggered)*





**ENCS** 2340

- **Slave** is enabled during negative CLK period.
- $D \rightarrow Y$  during + ve CLK period, while Q is NOT changed.
- $\checkmark$  Y  $\to$  Q during ve CLK period, while Y is NOT changed

- ֍ The behavior of the master–slave flip-flop dictates that
	- $\bullet$  The output may change only **once**
	- *D* A change in the output is **triggered** by the **edge** of the clock
	- *D* The change may occur only during the clock's **negative** level
- ֍ The value that is **produced** at the **output** of the flip -flop is the value that was **stored** in the **master** stage **immediately** before the **negative** edge occurred

#### 26STUDENTS-HUB.com

20 24



- **S Two** of the three SR latches responds to **CLK** and **D** inputs, the **third** provides **output**
- $CLK=0 \rightarrow Q(t+1)=Q(t)$  (**NC**: NO Change) CLK=1 & D=0  $\rightarrow$  Q=0 CLK=1 & D=1  $\rightarrow$  Q=1
- **S** If D changes after CLK becomes 1, the output is NOT changed
- $\circ$  Change only on CLK transition from 0 → 1, and no other change



27STUDENTS-HUB.com



- $\circledast$  When CLK=0 and D=0, then the outputs of gates 1, 2, 3, and 4 are going to be 0111.
- When CLK=0 and  $D=1$ , then the outputs of these gates are going to be 1110 instead.
- In both cases,  $S=R=1 \rightarrow$  No Change
- Suppose that CLK becomes 1 while  $D=0$ . The output of gate **3** (which is **R**) becomes **0**. this will **reset** the output flip-flop.
- ֍ Once R is 0, then **D can change to 1 and R remains 0**.
- This means that  $Q$  remains 0 while CLK is 1. No change will occur to Q until the clock returns to 0 and then goes to 1 on the next clock pulse. This scenario shows that the flip-flop is a positive edge triggered.
- Similar procedure occurs if  $D=1$  while the clock goes from 0 to 1. In this case,  $S=0$  and  $Q=1$ .





#### 28STUDENTS-HUB.com









- ֍ **Setup Time (Ts):** There is a **minimum** time during which the D must be **valid** and **stable before** the clock edge.
- ֍ **Hold Time (Th):** there is a **minimum** time during which D must **not change after** the clock edge.
- ֍ **Propagation Delay:** the **interval** between the **trigger** edge and the **stabilization** of the **output** to a new state.



*Timing Considerations*

20 24

- **S** If the setup and hold times are **violated**, a gate may produce an **unknown** logic signal at its output.
- ֍ This condition is called as **meta stability** .

- **S** In practical applications, the CLK (clock) signal, like all digital signals, requires a **finite** amount of **time** to transition between states and does **NOT** change **instantaneously** .
- **S** For simplicity in theoretical studies, we assume that the clock signal transitions instantly, **neglecting** any transition **delays** .



Mohammed Khalil STUDENTS-HUB.com Uploaded By: 1230358@student.birzeit.edu

**ENCS** 2340

31STUDENTS-HUB.com



- ֍ The most **economical** and **efficient** FF is **D-FF** because it requires the least number of gates
- ֍ Other types of FF can be **constructed using** the **D-FF** and **external logic**
- ֍ Other used flip-flops are **JK-FF** and **T-FF**



- ֍ The JK is another type of Flip-Flop with inputs: **J, K**, and Clk
- ֍ Typically constructed using the **D-FF** and **external gates**
- ֍ **Four** operations: **set** to 1, **reset** to 0, **no change**, & **invert** output
	- 1) When  $JK = 10 \rightarrow Set$
	- 2) When  $JK = 01 \rightarrow$  Reset/Clear
	- When  $JK = 11 \rightarrow Invert/Complement$  output
	- 4) When  $JK = 00 \rightarrow No$  change
- JK can be implemented using two Clocked SR latches and gates



**33STUDENTS-HUB.com Circuit Diagram (using D-FF)**





$$
Q(t + 1) = JQ' + K'Q
$$
 **Characteristic Equation**



Mohammed Khalil STUDENTS-HUB.com Uploaded By: 1230358@student.birzeit.edu**Characteristic Table**



#### 20 24 *T (Toggle) Flip-Flop*





34STUDENTS-HUB.com

- **Characteristic Tables:** Defines the **operation** of a flip-flop in a tabular form
- ֍ **Next state** is defined in terms of the **current** state and the **inputs**
- *Q***(***t***)** refers to current state **before** the clock edge arrives
- $Q(t+1)$  refers to **next state after** the clock edge arrives



#### The characteristic equation defines the operation of a flip-flop



35STUDENTS-HUB.com



- **Direct** Inputs are **Asynchronous** inputs that force the FF to a particular state regardless of the **clock**.
- ֍ The Input (**S/PR**) that sets the Flip-Flop to 1 (Q=1) is called **preset** or **direct set**.
- ֍ The Input (**R/CLR**) that sets the Flip-Flop to 0 (Q=0) is called **clear** or **direct reset**.

֍ When Flip-Flops are powered, their **initial** state is **unknown**






֍ **Direct** Inputs are **Asynchronous** inputs that force the FF to a particular state regardless of the **clock**. ֍ The Input (**S/PR**) that sets the Flip-Flop to 1 (Q=1) is called **preset** or **direct set**.

- ֍ The Input (**R/CLR**) that sets the Flip-Flop to 0 (Q=0) is called **clear** or **direct reset**.
- ֍ When Flip-Flops are powered, their **initial** state is **unknown**



**37STUDENTS-HUB.com** 

- ֍ **Recall**: **Analysis** is describing **what a given circuit do**
- ֍ A logic diagram is recognized as a **clocked sequential circuit** if it includes **flip-flops with clock input**
- ֍ The **behavior** of a clocked sequential circuit is determined from the **inputs**, the **outputs**, and the **state of its flip –flops**
- ֍ The **outputs** and the **next state (NS)** are both a function of the **inputs** and the **present** state (**PS**)
- **S** The analysis of sequential circuits consists of:
	- 1) Determine the Circuit **Type** from the **Circuit/Logic Diagram** (**Sequential** or Combinational)
	- 2) Deriving **State Equations** for the next states of memory elements
	- 3) Obtaining a **State Table** for the time sequence of inputs, internal states and outputs of the circuit
	- 4) Obtaining a **State Diagram**



**ENCS** 2340



֍ A **state equation** describes the **next state** as a function of the **present state and inputs** Also called a **transition equation**



*State Table*

20 24



- The time sequence of inputs, outputs and states can be described using **state tables State tables** contain **four** sections:
	- Present state, Input, Next State, Output
- ֍ Write all possible binary **combinations** for **Present** state and **Input** together
- **Next state** values are determined from either the **logic diagram** or the **state equations**
- A sequential circuit with **m** flipflops and **n** inputs →
	- A. Normal Form: 2<sup>m+n</sup> rows
	- **B. Compact** Form: 2<sup>m</sup> rows
- The **next-state** section has **m** columns, **one** for each flip-flop
- The **output** section has as many columns as there are **output variables**



**Compact** Form (**2-D**) : State Table

40STUDENTS-HUB.com



**Normal** Form (**1-D**): State Table

20 24 *State Diagram*

- ֍ **State diagram** is a **graphical** way of showing the **state table** 
	- More convenient to understand the behavior of a circuit
- In this diagram, **states** are represented by **circles**
- ֍ The **transition** from **one** state to another is represented by a **line (Arrow)** between the **circles**

**ENCS** 2340

֍ Lines/Arrows are labeled as: (**Inputs** / **Outputs)**



Sequential circuits  $\rightarrow$  combinational circuits + flip-flops

We need **two** types of equations for drawing the logic diagram of the sequential circuit:

- 1) Set of Boolean functions that describes algebraically the **combinational** circuit that generates **outputs**
	- **Output Equations**
- 2) Set of Boolean functions that describes algebraically the circuit that generates the **inputs to flip-flop**
	- **Input Equations** or **Excitation Equations**

Consider the previous example:  $\overline{D}$ 

$$
D_A = A \mathbf{x} + B \mathbf{x}
$$
  
\n
$$
D_B = A' \mathbf{x}
$$
  
\n
$$
\mathbf{y} = \mathbf{x'} \ (A+B)
$$
 output equations

**Flip-Flops Analysis Steps** (Mainly for JK & T Flip-Flops)

**1) Determine** the flip-flop **input equations** in terms of the **current state** and circuit **inputs**

**2) List** the **binary values** of each **input equation**

**3) Use** the flip-flop **characteristic table** to determine the **next state** values in the state table

42STUDENTS-HUB.com

STUDENTS-HUB.com Uploaded By: 1230358@stude<mark>nt.birzeit.celu</mark>n

**FNCS** 2340

**NO** external output

20 24

43 **State Table 3**





STUDE<mark>NState Hable com Student Able Com Student Ab</mark>



#### ֍ **Characteristic Equations:**

D Flip-Flop:  $Q(t+1) = D$ JK Flip-Flop:  $Q(t+1) = JQ' + K'Q$ T Flip-Flop:  $Q(t+1) = TQ' + T'Q$ 

#### **State Equations:**

$$
A(t + 1) = Ax + Bx
$$
  

$$
B(t + 1) = A'x
$$
  
Examples

### ֍ **Input/Output Equations:**

Input	$D_A = Ax + Bx$
$D_B = A'x$	<b>Examples</b>
<b>Output</b> $y = (A + B)'$	

4**STUDENTS-HUB.com** 

Uploaded By: 1230358@student.birzeit.edu





45 TUDENTS-HUB.com





#### **Alternative** Method using **Characteristic Equations**

- ֍ The next-state values can also be obtained by **evaluating** the **state equations** from the **characteristic equation**. This is done as:
	- **1) Determine** the FF **input** equations

47STUDENTS-HUB.com

20 24

- **2) Substitute** the **input** equations into the FF **characteristic equation** to get the **state equation**
- **3) Use** corresponding **state** equations to determine **next state** values in the state table









**Next** 

**State** 

A

 $\Omega$ 

 $\Omega$ 

B

 $\Omega$ 

 $\Omega$ 

 $\Omega$ 

 $\Omega$ 





4STUDENTS-HUB.com





 $y = AB$ 

#### Construct the **State table** directly from the **State equations**

**Output** Column always constructed from the **Output Equation** 

 $A(t+1) = (xB)'A + xBA' = x'A + AB' + xA'B$  $B(t+1) = x'B + xB'$ 

**Notice**: We put the **output inside** the state **circle** because it does **Not depend** on the Input





**State equations** 



- ֍ There are **two** ways to design a clocked sequential circuit (differ only in the way **output** is **generated**)
	- **1) Mealy FSM**: **Outputs** depend on **present state and inputs**
	- **2) Moore FSM**: Outputs depend on **present state only**
- ֍ A circuit may have **both** types of **outputs**



 $Clock \bullet$ 

52STUDENTS-HUB.com

STUDENTS-HUB.com Uploaded By: 1230358@stude<mark>nt.birzeit.celu</mark>ii

Logic



**Moore FSM Mealy FSM**  $\boldsymbol{\mathcal{X}}$  $\boldsymbol{A}$  $T$  $\lambda$  $\sum$  Clk  $\boldsymbol{R}$  $T$  $\boldsymbol{B}$  $\triangleright$  Clk  $\boldsymbol{R}$  $Clock$  $Clock$ reset

53STUDENTS-HUB.com

Mohammed Khalil STUDENTS-HUB.com Uploaded By: 1230358@student.birzeit.edu

**input**

 $\boldsymbol{D}$ 

 $\triangleright$  CIk

 $\boldsymbol{D}$ 

 $\triangleright$  Clk

 $\overline{O}$ 

 $\overline{O}$ 

· B

54STUDENTS-HUB.com

- ֍ The **outputs** are a function of the **present state and Inputs**
- ֍ The **outputs** are **NOT synchronized** with the clock
- ֍ The **outputs** may **change** if inputs change **during** the clock cycle
- ֍ The **outputs** may have momentary **false values** (called **glitches**)
- ֍ The **correct outputs** are present **just before** the **edge** of the clock



**ENCS** 2340

**Notice**: We indicate the **output over the line/arrow** because it **depend** on the **Input**



STUDENTS-HUB.com Uploaded By: 1230358@stude<mark>nt.birzeit.celu</mark>n **Mealy FSM**

#### *Tracing a Mealy FSM: Timing Diagram*

20 24





֍ When the circuit is **powered**, the initial state (AB) is **unknown**

- **S** Even though the initial state is unknown, the **input x = 0 forces a transition to state AB = 00**, regardless of the present state
- ֍ Sometimes, a **reset input** is used to initialize the state to 00

55STUDENTS-HUB.com

- ֍ The **outputs** are a function of the **Flip-Flop** outputs **only**
- The **outputs** depend on the **current state only**
- The **outputs** are **synchronized** with the clock
- **Glitches cannot** appear in the outputs (even if inputs change)

Each line/arrow is **labeled** with **Input** only ֍ The **output** is shown **inside** the state: (**State** / **Output**) The output depends on the current state only

A given design might **mix** between Mealy and Moore



**Notice**: We indicate the **output inside the state circle** because it **depend** on the **state only**



56STUDENTS-HUB.com

Moha<del>mm</del>ed Khalil STUDENTS-HUB.com Uploaded By: 12<mark>309356@SMdent.birzeit.edu</mark>

#### *Tracing a Mealy FSM: Timing Diagram*





- ֍ When the circuit is **powered**, the initial state (AB) and output are **unknown**
- ֍ **Input x = 0 resets the state AB to 00**. Can also be done with a reset signal.



The output is **synchronized** with the clock. **No false** output (or **glitch**) may appear.

**ENCS** 2340

5/STUDENTS-HUB.com



- ֍ **Recall:** The **number of states** in the system determines the **number of FFs** needed  $2^m$  **states**  $\rightarrow$  **m** FF
- ֍ Two sequential circuits may have **same input-output** behavior but **different number of internal** states
- ֍ Certain properties of sequential circuits allow us to **reduce their number of states**
- **State-Reduction** is referred to the reduction of the **number of states** in a sequential circuit to **reduce the number of FFs** (Less FFs  $\rightarrow$  Cost reduction)
	- ֍ **Reducing** the **number of states** while **preserving** the input/output relationship

State **Reduction** ≡ State Minimization ≡ Eliminate **Redundant** States

**Notice**: Reduction of states does **NOT** always result in reduction of flip-flops

**Sometimes**, reduction in flip-flops result in a **bigger combinational circuit** to realize the next state and the outputs





#### **Example:** Consider the input sequence: **01010110100** starting from the **initial** state a



Only interested in **input-output relationship**, states are of secondary **importance** 

There are an **infinite** number of input sequences that may be applied to the circuit; each results in a **unique** output sequence

Only **input-output sequences are important**, the internal states are used to provide required sequences

5STUDENTS-HUB.com



**Pattern**

 $-N.S.$ 

 $P.S.$ 

STUDENTS-HUB.com Uploaded By: 1230358@stude<mark>nt.birzeit.celu</mark>lil

- ֍ Two circuits are said to be **identical** if the **same** applied **input sequence** gives the **same output sequence**
- ֍ The challenge with state-reduction is to find ways to reduce the number of states **without affecting** the input-output relationships

Two states are said to be **equivalent**, if, for each set of inputs, they **give exactly** the **same output** and **send** the circuit to the **same state** or to an **equivalent state**

When two states are **equivalent**, one of them can be **removed** without **altering** the input–output relationships



S2 & S4 are **equivalent** S1 & S3 are **equivalent**

It is easier to work with **state tables**

60STUDENTS-HUB.com

STUDENTS-HUB.com Uploaded By: 1230358@stude<mark>nt.birzeit.celu</mark>n



- **Systematically** determines which **states** can be considered **equivalent**
- **Steps (Let n** = Number of States in the original Diagram/Table)
	- 1) Start with the **state** table
	- 2) Construct the Implication table
		- **a) Stair Case** Structure
		- b) Shall contains a **square** for each **pair** of states
		- c) Rows  $(2 \text{ to } n)$  | Columns  $(1 \text{ to } n-1)$
	- 3) For every square, compare each pair of rows in the state table:
		- a) If any of the **outputs** for the rows being compared **differ**, place an **X** in the square.
		- b) If the **outputs** are the **same**, list the **implied pairs** in the square.
			- ⦿ Any implied pair that is **identical** or the states **themselves** is **omitted**.
		- c) If the **outputs** are the **same** and if both the **implied pairs** are **identical** and/or the states **themselves**, then place a  $\checkmark$  in the square.
	- 4) For **all** squares in the table with **implied pairs**, examine the square of each implied pair. If **any** of the implied pair squares has an X, then put an **X** in this square
	- 5) Repeat the step 4 until **NO** more **Xs** are added.
	- 6) Upon completion of the previous step, squares **without X's** indicate **equivalent states**.

61STUDENTS-HUB.com<br>61STUDENTS-HUB.com



### **Example:**





# Step 1



62STUDENTS-HUB.com

STUDENTS-HUB.com Uploaded By: 1230358@stude<mark>nt.birzeit.celu</mark>n



63STUDENTS-HUB.com

#### **Example:** Step 3



Mohammed Khalil STUDENTS-HUB.com Uploaded By: 1230358@student.birzeit.edu

64STUDENTS-HUB.com





65STUDENTS-HUB.com

20 24

### **Example:**





#### Steps 7

66STUDENTS-HUB.com



## *State Reduction – Alternative Method (Row Matching Method)*







6/STUDENTS-HUB.com

20 24

#### **Example:**



68STUDENTS-HUB.com



*State Reduction* 

#### **Example:**

20 24

69





We did **NOT** save any **FF** in this design, but we have **more Unused states** that we can substitute for as **don't cares during design**, thus **simplifying** some combinational design logic.<br>FUDENTS-HUB.com

# Notice:

No. Unused Sates =  $Max No. States - No. Used States$  $= 2^3 - 5 = 3$ 

STUDENTS-HUB.com Uploaded By: 1230358@student.birzeit.com



7GTUDENTS-HUB.com





**7&TUDENTS-HUB.com** 

# **ENCS** 2340

**State Assignment Methods** 

# ֍ it is necessary to assign **unique** coded **binary values** to the **states**

- **S** For a circuit with **m** states, the codes must contain at least **n** bits, where  $2^n \ge m$ 
	- **←** This may generate (2<sup>n</sup>-m) unused states
- ֍ A **different** assignment will result in a state table with different binary values for the states.
- The **complexity** of the combinational circuit **depends** on the binary state **assignment chosen**.



**Notice**: **One-hot** requires extra FFS, but usually leads to **simpler** logic for the next state and output

STUDENTS-HUB.com Uploaded By: 1230358@stude<mark>nt.birzeit.celu</mark>n
73STUDENTS-HUB.com

# ֍ A **state table** with a binary assignment is called a **Transition table**





**Notice:** 101, 110, 111  $\rightarrow$  **Unused** States

**ENCS** 2340

#### **Transition Table**

**Table** 

- **Recall: Design** goal is to specify the **hardware/circuit** that will **implement** a desired behavior **Starts** from a **set of specifications** and **conclude** with a **logic diagram**
- **S Recall**: Sequential circuits are made up of flip-flops and combinational logic that may influence the flip-flops inputs and/or the circuit outputs
- ֍ Once the type and number of flip-flops are determined, the design problem turns to a combinational circuit design problem
- ֍ The **D-FF** is the **basic** storage element from which all others are derived using additional combinational logic
- **Remember**, number of FF depends on number of states



**ENCS** 2340



#### **Example: Sequence Detector**



- This kind of sequential circuits is commonly known as A **sequence detector**
- It Detects a specific **sequence of bits** in the *input*
- **S** The input is a serial bit stream: **One** input bit x is fed to the sequence detector **each cycle**
- The output is also a bit stream: **One** output bit z each cycle **indicates** whether a given sequence is **detected or NOT**

$x$	Sequence	
$clk$	Detector	z





**7STUDENTS-HUB.com** 

**Verbal Description**



**Example**: Design a **sequence detector** that will **detect three or more consecutive 1's**. When the three **consecutive 1's** (**111**) are detected, the **output** is **set** to **1** for **one clock cycle**. If any **further consecutive 1** is detected the **output remains** to be **1**. If a **zero** occurs in between the 1' s, the **output** become **0** and the detector goes to its **initial state** and starts all over again.

**State Diagram**

- 1) Begin in an **initial** state: call it **S<sup>0</sup>**
- **2) S<sup>0</sup>** indicates that a **1** is **NOT detected** yet
- 3) As long as the input  $x$  is 0, remain in the initial state  $S_0$
- 4) Add a state (call it **S<sup>1</sup>** ) that detects the **first** "**1**" in the input
- 5) Add a state (call it S<sub>2</sub>) that detects the input sequence "11"
- 6) Add a state (call it **S<sup>3</sup>** ) that detects the input sequence "**111**"



## *Design of Sequential Circuits*

**Example**: **Sequence Detector**

#### **State Diagram**

#### **Complete the State Diagram**

- **D** When the **input** is **0**: Add transitions from  $S_1$ ,  $S_2$ , and  $S_3$  **back** to  $S_0$
- ↇ When the **input** is **1**: Add transition from S3 **to itself** to detect sequences longer than **three 1's**



## **Consider Moore FSM**

### **Assign Output to States**

- $\bullet$  The output in  $S_0$ ,  $S_1$ , and  $S_2$  should be **0**
- ↇ The output in **S<sup>3</sup>** should be **1**



STUDENTS-HUB.com Uploaded By: 1230358@stude<mark>nt.birzeit.celu</mark>n



**State Reduction is NOT necessary**

#### **Example**: **Sequence Detector State Assignment** Recall: for *m* states



The minimum number of state bits:  $n = [log_2 m]$ 

 $[x]$  is the smallest integer  $\geq x$  (ceiling function)

- **Each** state must be assigned a **unique** binary code
- **D** In this example:
	- **Four** states:  $S_0$ ,  $S_1$ ,  $S_2$ , and  $S_3$  (m=4)  $\rightarrow$  Minimum number of state bits (FFs) is (n=2)
- **D** State assignment:  $S_0 = 00$ ,  $S_1 = 01$ ,  $S_2 = 10$ , and  $S_3 = 11$
- **Recall:** If *n* bits are used, the number of unused states =  $(2^n m)$ ↇ In this example, there are **NO unused** states

**7STUDENTS-HUB.com** 







80STUDENTS-HUB.com

# STUDENTS-HUB.com Uploaded By: 1230358@stude<mark>nt.birzeit.celu</mark>n

z

 $\bf{0}$ 

 $\mathbf{0}$ 

 $\bf{0}$ 

1

81STUDENTS-HUB.com





Recall: When Using **D-FF**

Next State = Flip-Flop Inputs  $D_1$  and  $D_0$ 

## *Design of Sequential Circuits*

20 24

## **Example: Sequence Detector | Boolean Equations (D-FF)**



$$
A(t+1) = D_A(A,B,x) = \Sigma(3, 5, 7)
$$
  
\n
$$
B(t+1) = D_B(A,B,x) = \Sigma(1, 5, 7)
$$
  
\n
$$
Z(A,B,x) = \Sigma(6,7)
$$

#### **FF-Inputs/Output Simplification**







**Example:** Sequence Detector | Logic Circuit Diagram







84STUDENTS-HUB.com

20 24

<mark>S</mark>TUDENTS-HUB.c<mark>om State Table</mark> New York (Uploaded By: 1230358@student.birzeit.edulii









Unused States → **Don't Care Conditions in Next States & Output**

2 State Bits → **2** Flip-Flops

Label: State Bits (FFs)  $\rightarrow$ **Q<sup>1</sup> ,Q<sup>0</sup>**



**Boolean Equations (D-FF)**

85STUDENTS-HUB.com



**Example**: **Sequence Detector – Mealy FSM Logic Circuit Diagram**



86STUDENTS-HUB.com

Mohammed Khalil STUDENTS-HUB.com Uploaded By: 1230358@student.birzeit.edu

**ENCS** 2340

## **Design/Circuit Verification**

- ֍ Sequential circuits should be **verified** by showing that the circuit **produces** the **original** state diagram
- ֍ Verification can be done **manually**, or with the help of a **simulation** program
- ֍ **All** possible input **combinations** are applied at **each** state and the **state variables and outputs** are **observed**
- ֍ A **reset** input is used to **reset** the circuit to its **initial** state
- ֍ Apply a **sequence** of **inputs** to **test all the state-input combinations**, i.e., **all transitions** in the state diagram
- ֍ **Observe** the **output and the next state** that appears **after each clock edge** in the timing diagram

**87STUDENTS-HUB.com** 



## **Input Test Sequence**

- Required to **verify the correct operation** of a sequential circuit
- It should **test each state transition** of the state diagram
- Test sequences can be **produced from the state diagram**
- Consider the **Mealy** sequence detector, starting at  $S_0$  (reset), we can use the following input test sequence to verify all state transitions:

Input test sequence: **reset** then  $x = 0$ , **1**, **0**, **1**, **1**, **0**, **1**, **1**, **1**, **1** 



88STUDENTS-HUB.com



## *Design of Sequential Circuits: Verification*

20 24

#### **Sequence Detector – Mealy FSM Timing Diagram**



Input test sequence: **reset** then  $x = 0$ , **1**, **0**, **1**, **1**, **0**, **1**, **1**, **1**, **1** 



Recall: The drawback of Mealy is that **glitches** can appear in the output if the input is not synchronized with the clock

89STUDENTS-HUB.com



- ֍ **Recall**: In the design of clocked sequential circuits, we **know** the **present** state and **next** state of the flip-flops
- ֍ We need to find the flip-flop **input functions/equations** and the **output functions /equations** in order to design the combinational circuit part of the circuit
- ֍ These **functions/equations** can be easily obtained using the **flip flop excitation table**
- **Excitation Tables** give us the **required inputs** that will **achieve** a given **transition** from preset state (PS) to next state (NS) [i.e.  $\mathrm{Q_{t}}$  to  $\mathrm{Q_{t+1}}]$



What about D Flip-Flop **Excitation** Table?

**ENCS** 2340

List the inputs that will **cause** the **state change** in the **state table**



STUDENTS-HUB.com Uploaded By: 1230358@stude<mark>nt.birzeit.celu</mark>n

91STUDENTS-HUB.com





Recall: If **present** state is **0**, and **next** state is **1**, then you either had a **Toggle**  $(J=1, K=1)$  or you had a **set**  $(J=1, K=0)$ 

Recall: If **present** state is **0**, and **next** state is **0**, then you either had a  $NC$  ( $J=0$ ,  $K=0$ ) or you had a **reset**  $(J=0, K=1)$ 

STUDENTS-HUB.com that follows some **predefined** stepsloaded By: 1230358@student.birzeit.edulil **Side Note**: **Synthesis** is a design procedure





## **Sequence Detector – Using JK-FF**



## From **State transitions**, and using the **excitation table** of a JK-FF,

derive the JK-FF inputs

92STUDENTS-HUB.com

STUDENTS-HUB.com Uploaded By: 1230358@student.birzeit.cedulil

## **Sequence Detector – Using JK-FF Boolean Equations (JK-FF)**





93STUDENTS-HUB.com

20 24



**Sequence Detector – Using JK-FF Circuit Diagram (JK-FF)**









Recall: If **present** state and **next** state are **different** → **Toggle** (T=1)

Recall: If **present** state and **next** state are  $same \rightarrow NC(T=0)$ 

95STUDENTS-HUB.com

**Verbal Description**



- ✓ When reaching **7**, the counter **goes back** to **0** then **repeat**
- $\checkmark$  There is **no input** to the circuit
- ✓ The counter is **incremented each cycle**
- $\checkmark$  The **output** of the circuit is the **present** state (count value)
- ✓ The circuit should be designed using **T-type** Flip-Flops

**Eight** states are needed to store the count values 0 to 7 **2) No input**, state **transition** happens at the **edge** of each cycle

**State Assignment**

**State Diagram**

**1) Eight** states  $\rightarrow$  3 State Bits  $\rightarrow$  **3** FFs **2) State Assignment (000 – 111)**

**State Reduction is NOT necessary**







#### **Example**: **Up Counter**





From **State transitions**, and using the **excitation table** of a T-FF, derive the T-FFs inputs

#### **Example**: **Up Counter**



98STUDENTS-HUB.com

Mohammed Khalil STUDENTS-HUB.com Uploaded By: 1230358@student.birzeit.edu



**Boolean** 

20 24



## **Practice Problem: Design a one-input(x), one-output(y) serial 2's complement with asynchronous reset**

