Digital Systems Section 2

Verilog (Combinational)

STUDENTS-HUB.com

So In the world of programming, tasks can be executed in two ways:

- Serial Programming: Operations are executed one after another, step-by-step, in a sequential order. This is common in software programming, where the focus is on algorithms and data manipulation (e.g., Python, C++).
- Parallel Programming: Multiple operations happen simultaneously. This is essential in hardware programming, where circuits can handle multiple tasks at the same time (e.g., multiple logic gates working concurrently).
- Hardware programming languages like Verilog and VHDL help describe how digital circuits perform these parallel operations efficiently. This shift from sequential software logic to parallel hardware logic is key to understanding HDLs.

^{2S}TUDENTS-HUB.com

Uploaded By: 1230358@student.birzeit.edulil

ENCS 2340

Solution State State

Describes the behavior and structure of digital circuits.

Solution Key Languages:

- VHDL: Strongly typed, verbose, suited for large, complex systems.
- Verilog: Compact syntax, simpler, often used in commercial applications.

Solution Software Programming:

- HDLs describe hardware **behavior**, not algorithms.
- Parallel operations are at the core, unlike the sequential nature of traditional software.



ENCS



20 24

ENCS 2340

S What is Verilog?

- A hardware description language used to model digital circuits.
- Popular in both academia and industry for **designing** FPGAs and ASICs.

Solution States Stat

- **Compact** and easy to learn.
- Allows testing and simulating circuit designs before physical implementation.

Solution Service Ser

Modules, gates, and behavioral/structural modeling.







20 24

S A technique used to verify the behavior and functionality of digital circuits <u>before</u> physical implementation.

S Purpose:

- Identifies errors early in the design process.
- Ensures the circuit works as expected under different input conditions.

Sections in Hardware Design:

- Used extensively with Verilog and VHDL models.
- **Simulates** gate-level designs, timing constraints, and functional behavior.
- Timing Diagrams: Visual representation of the state of a digital signal over time, illustrating how signals interact within the circuit.
- Test Bench: A simulation environment where input signals are applied to the design under test (DUT) to verify its operation.

<u> S</u> Tools:

ModelSim, Cadence, Quartus II

% Key Benefit:

Saves time and cost by avoiding rework during fabrication

⁵STUDENTS-HUB.com



Solution Sol

- Logic synthesis is similar to translating a program.
- The <u>output</u> of logic synthesis is a **digital circuit**.

Skey Concepts:

- A digital circuit modeled in Verilog can be translated into a list of components and their interconnections, known as a netlist.
- Synthesis can be used to **fabricate** an integrated circuit.
- Synthesis can also target a Field Programmable Gate Array (**FPGA**).

SPGA Configuration:

- An FPGA chip can be **configured** to **implement** a digital circuit.
- The digital circuit can be modified by reconfiguring the FPGA.

Section Automation in Design:

- Logic simulation and synthesis are automated processes.
- This is accomplished using special software known as Electronic Design Automation (EDA) tools.

6STUDENTS-HUB.com

- S A digital circuit is described in Verilog as a set of modules
- S A module is the design entity in Verilog
- S A module is declared using the *module* keyword
- S A module is terminated using the *endmodule* keyword
- Seach module has a name and a list of input and output ports
- Solution Statements
 Solution Statements
 Solution Statements
- Statements can describe the module's **structure** or **behavior**



Example:

module simple_circuit(input A, B, C, output x, y);
wire w;
and g1(w, A, B);
not g2(y, C);
or g3(x, w, y);
endmodule Optional



S The **input** keyword **defines** the input **ports**: A, B, C

S The **output** keyword **defines** the output **ports**: x, y

S The wire keyword defines an internal connection: w

Solution Structure of simple_circuit is defined by three gates: and, not, or

Seach gate has an **optional name**, followed by the gate **output** then **inputs**

8STUDENTS-HUB.com



- S Keywords: have special meaning in Verilog
 - So Many keywords: module, input, output, wire, and, or, etc.
 - So Keywords can NOT be used as identifiers

So Identifiers: are user-defined names for modules, ports, etc.

Solution Verilog is **case-sensitive:** A and a are **different** names

- Sometal Comments: can be specified in two ways (similar to C)
 - Single-line comments begin with // and terminate at end of line
 - Multi-line comments are enclosed between /* and */

So White space: space, tab, newline can be used freely in Verilog

Solution Solution Solution (Similar to C: ~ & | ^ + - etc.)



9STUDENTS-HUB.com

20 24

- Sasic gates: and, nand, or, nor, xor, xnor, not, buf
- Solutions Verilog define these gates as **keywords**
- Seach gate has an **optional** name
- Seach gate has an **output** (listed first) and one or more inputs
- So The **not** and **buf** gates can have **only one** input (Unary)

Examples:

and g1(x,a,b);
or g2(y,a,b,c);
nor g3(z,a,b,c,d);

// 2-input and gate named g1
// 3-input or gate named g2
// 4-input non gate named g2

// 4-input nor gate named g3 $\,$





¹¹STUDENTS-HUB.com

20 24









12STUDENTS-HUB.com







- Solution Service Se
- S The **timescale** directive specifies the time **unit** and **precision**
- S timescale is also used as a simulator option



module Half_Adder(input a, b, output cout, sum);
and #2 (cout, a, b); // gate delay = 2ns
xor #3 (sum, a, b); // gate delay = 3ns
endmodule

13STUDENTS-HUB.com

ENCS 2340



```
module Full_Adder(input x, y, z, output C, S);
 wire w1, w2, w3;
 and #2 (w1, x, y);
 xor #3 (w2, x, y);
 and #2 (w3, w2, z);
 xor #3 (S, w2, z);
 or \#2(C, w1, w3);
endmodule
```



- S The assign statement defines continuous assignment
- Syntax: assign name = expression;
- S Assigns expression value to name (output port or wire)

Examples:

15STUDENTS-HUB.com

- **assign** x = a&b | c&~d; // x = ab + cd'
- **assign** $y = (a | b) \& \sim c;$ // y = (a+b)c'
- **assign** $z = \sim (a | b | c);$ // z = (a+b+c)'
- assign sum = $(a^b) ^c$; // sum = $(a \oplus b) \oplus c$
- ♥ Verilog uses the **bit** operators: ~ (not), & (and), | (or), ^ (xor)
- Operator precedence: (parentheses), ~ , & , | , ^



Syntax: *assign #delay name = expression*;

Example:

module Full_Adder (input x, y, z, output C, S); assign #6 S = $(x^y)^z$; // delay = 6 assign #7 C = $x & y | (x^y) & z$; // delay = 7 endmodule

- The order of the assign statements does NOT matter
- C They are **sensitive** to **inputs** (x, y, z) that appear in the expressions
- Any change in value of the input ports (x, y, z) will re-evaluate the outputs S and C of the assign statements



- S Verilog has **two** major data types
 - 1) Net data types: are connections between parts of a design
 - 2) Variable data types: can store data values
- She wire is a **net** data type
 - A wire **cannot store** a value
 - Its value is determined by its driver, such as a gate, a module output, or continuous assignment

S The reg is a variable data type

- Can store a value from one assignment to the next
- Used only in procedural blocks, such as the **initial block**

17<mark>S</mark>TUDENTS-HUB.com

Uploaded By: 1230358@student.birzeit.eduil

ENCS 2340

- So The initial statement is a procedural block of statements
- So The **body** of the initial statement <u>surrounded</u> by **begin-end** is **sequential**
- Section Procedural assignments are used inside the initial block
- Second Procedural assignment statements are **executed in sequence**
- Syntax: #delay variable = expression;
- Second assignment statements can be delayed
- Solution for the state of th





- In order to simulate a circuit, it is necessary to apply inputs to the circuit for the simulator to generate an output response
- S A **test bench** is written to **verify** the **correctness** of a design
- A test bench is written as a Verilog module with no ports
- S It instantiates the module that should be tested
- S It **provides inputs** to the module that should be tested
- S Test benches can be complex and lengthy, depending on the complexity of the design



Example:

20STUDENTS-HUB.com



module Test_Full_Adder; // No need for Ports // reg (variable) inputs **reg** x, y, z; // wire (net) outputs wire S, C; // Instantiate the module to be tested Full_Adder **FA** (x, y, z, C, S); initial begin // initial block x=0; y=0; z=0; // at t=0 time units **Change the Inputs #20** x=1; y=1; // at t=20 time units R **#20** x=0; y=0; z=1; // at t=40 time units **Monitor the Effect on Outputs #20** x=1; z=0; // at t=60 time units **#20** \$finish; // at t=80 finish simulation // end of initial block end endmodule





Simulator Run:



At t = 0 ns, the values of **cout** and **sum** are **unknown** (shown in red)

The cout and sum signals are delayed by 7ns and 6ns, respectively

²¹STUDENTS-HUB.com

- Solution Uses identical copies of a full adder to build a large adder
- Simple to implement: the cell (**iterative block**) is a full adder
- Server Server
- S Can be extended to add any number of bits





ENCS 2340

- Module declarations are like templates
- Module instantiation is like creating an object
- Solutions Modules are **instantiated inside** other modules at different levels
- S The **top-level** module does **NOT** require **instantiation**
- Solution Module instantiation defines the structure of a digital design
- It **produces** module **instances** at different levels
- So The ports of a module instance must match those declared
- S The **matching** of the **ports** can be done by **name** or by **position**





module Adder4 (**input** a0, a1, a2, a3, b0, b1, b2, b3, c0, **output** s0, s1, s2, s3, c4); wire c1, c2, c3; // Internal wires for the carries // Instantiate Four Full Adders: FA0, FA1, FA2, FA3 // The ports are matched by position Full_Adder FA0 (a0, b0, c0, c1, s0); Full_Adder FA1 (a1, b1, c1, c2, s1); Full_Adder FA2 (a2, b2, c2, c3, s2); Full_Adder FA3 (a3, b3, c3, c4, s3); // Can also match the ports by name // Full Adder FA0 (.a(a0), .b(b0), .c(c0), .cout(c1), .sum(s0)); endmodule

24STUDENTS-HUB.com

20 24



```
module Adder4 TestBench;
                                        // No Ports
                                        // variable inputs
 reg a0, a1, a2, a3;
 reg b0, b1, b2, b3, cin;
                                        // variable inputs
 wire s0, s1, s2, s3, cout;
                                        // net outputs
 // Instantiate the module to be tested
 Adder4 Add4 (a0,a1,a2,a3, b0,b1,b2,b3, cin, s0,s1,s2,s3, cout);
                                        // initial block
 initial begin
  a0=0;a1=0;a2=0;a3=0;
                                        // at t=0
  b_0=0;b_1=0;b_2=0;b_3=0;c_1=0;
                                        // at t=0
  #100 a1=1;a3=1;b2=1;b3=1;
                                        // at t=100
  #100 a0=1;a1=0;b1=1;b2=0;
                                        // at t=200
  #100 a2=1;a3=0;cin=1;
                                        // at t=300
                                        // at t=400 finish simulation
  #100 $finish;
                                        // end of initial block
 end
endmodule
```

255TUDENTS-HUB.com

- Serilog Value Set consists of four basic values:
 - a) 0 represents a logic zero, or false condition
 - b) 1 represents a logic **one**, or **true** condition
 - c) X represents an **unknown** logic value
 - d) Z represents a **high-impedance** value

S x or X represents an unknown or **uninitialized** value

So z or Z represents the output of a **disabled** tri-state buffer



- S Recall: Verilog has two major data types:
 - Net data types: are connections between parts of a design
 - Variable data types: can store data values
- S The wire is a **net** data type (**physical** connection)
 - A wire can **NOT** store the value of a procedural assignment
 - However, a wire can be **driven by continuous assignment**
- S The **reg** is a **variable** data type
 - Can **store** the value of a procedural assignment
 - However, can **NOT** be driven by continuous assignment

S Other variable types: integer, time, real, and realtime



- S Four levels of modeling circuits in Verilog
 - 1) Gate-Level Modeling
 - Lowest-level modeling using Verilog primitive gates
 - 2) Structural Modeling using module instantiation
 - Describes the structure of a circuit with modules at different levels
 - 3) Dataflow Modeling using concurrent assign statements
 - Describes the **flow** of data between **input and output**
 - 4) Behavioral Modeling using procedural blocks and statements
 - Describes what the **circuit does** at a higher level of **abstraction**
- So Can also **mix** different models in the same design





- **Dataflow** Modeling using **Continuous Assignment**
 - Used mostly for **describing** Boolean equations and combinational logic
 - Verilog provides a **rich set of operators**
 - Can describe: adders, comparators, multiplexers, etc.
 - Synthesis tool can **map a dataflow** model into a **target** technology

Sehavioral Modeling using Procedural Blocks and Statements

- Describes what the circuit does at a **functional and algorithmic** level
- Encourages designers to **rapidly** create a **prototype**
- Can be **verified easily** with a simulator

• Some procedural statements are **synthesizable** (Others are NOT)



295 TUDENTS-HUB.com

- The **assign** statement defines **continuous** assignment
 - Syntax: **assign** [#delay] **net_name** = **expression**;
 - Assigns expression value to **net_name** (wire or output port)
 - The **optional** #delay specifies the delay of the assignment

Social Statements are concurrent statements are concurrent

- Scan appear in any order inside a module
- Scontinuous assignment can **model combinational** circuits
- Solution Security Sec



	THEC
	ENCS
2	2340
	6040

Bitwis	e Operators	Arithmetic Operators		Relational Operators	
∼a	Bitwise NOT	a + b	ADD	a == b	Equality
a & b	Bitwise AND	a – b	Subtract	a != b	Inequality
a b	Bitwise OR	-a	Negate	a < b	Less than
a ^ b	Bitwise XOR	a * b	Multiply	a > b	Greater than
a ~^ b	Bitwise XNOR	a / b	Divide	a <= b	Less or equal
a ^~ b	Same as ~^	a % b	Remainder	a >= b	Greater or equal

Reduct	ion Operators	Shift Operators		Miscellaneous Operators	
& a	AND all bits	a << n	Shift Left	sel?a:b	Conditional
a	OR all bits	a >> n	Shift Right	{a, b}	Concatenate
^a	XOR all bits				
~&a	NAND all bits	Reduction operators produce a 1-bit result Relational operators produce a 1-bit result			
~ a	NOR all bits				
~^a	XNOR all bits	<pre>{a, b} concatenates the bits of a and b</pre>			

31STUDENTS-HUB.com



- S A Bit Vector is multi-bit declaration that uses a single name
- S A Bit Vector is specified as a **Range** [msb:lsb]
 - \bigcirc msb \rightarrow most-significant bit , lsb \rightarrow least-significant bit
- Sit select: W[1] is bit 1 of W
- Solution Select: A[11:8] is a 4-bit select of A with range [11:8]
- So The part select range must be consistent with vector declaration

Example:

input [15:0] A; output [0:15] B; wire [3:0] W; // A is a 16-bit input vector

- // Bit 0 is most-significant bit
- [3:0] W; // Bit 3 is most-significant bit

325TUDENTS-HUB.com

ENCS 2340

module Reduce

- (input [3:0] A, B, output X, Y, Z);
- // A, B are input vectors, X, Y, Z are 1-bit outputs

```
// X = A[3] | A[2] | A[1] | A[0];
assign X = | A;
```

```
// Y = B[3] & B[2] & B[1] & B[0];
assign Y = &B;
```

```
// Z = X & (B[3] ^ B[2] ^ B[1] ^ B[0]);
assign Z = X & (^B);
```

endmodule

33STUDENTS-HUB.com

module Concatenate (input [7:0] A, B, output [7:0] X, Y, Z); // A, B are input vectors, X, Y, Z are output vectors // X = A is right-shifted 3 bits using {} operator assign $X = \{3'b000, A[7:3]\};$ //Y = A is right-rotated 3 bits using {} operator $assign Y = \{A[2:0], A[7:3]\};$

// Z = selecting and concatenating bits of A and B assign Z = $\{A[5:4], B[6:3], A[1:0]\};$

endmodule



34STUDENTS-HUB.com

- Syntax: [size]['base] value
 - size (optional) is the number of bits in the value
 - **'base** can be: 'b(binary), 'o(octal), 'd(decimal), or 'h(hex)
 - value can be in binary, octal, decimal, or hexadecimal
 - If the **'base** is **NOT** specified then the **default** is **decimal** value

<u>Examples:</u>

- 8'b1011_1101 (8-bit binary), 'hA3F0 (16-bit hexadecimal)
- 16'o56377 (16-bit octal), 32'd999 (32-bit decimal)
- S The underscore _ can be used to enhance **readability** of value
- So When size is fewer bits than value, upper bits are truncated





355TUDENTS-HUB.com

20 24 ENCS 2340

// Input ports: 16-bit a and b, 1-bit cin (carry input)
// Output ports: 16-bit sum, 1-bit cout (carry output)

module Adder_16 (input [15:0] a, b, input cin, output [15:0] sum, output cout);

wire [16:0] c;	// carry bits
assign c[0] = cin;	// carry input
assign cout = c[16];	// carry output

```
// Instantiate an array of 16 Full Adders
// Each instance [i] is connected to bit select [i]
```

Full_Adder FA [15:0] (a[15:0], b[15:0], c[15:0], c[16:1], sum[15:0]); endmodule



ENCS 2340

// Input ports: 16-bit a and b, 1-bit cin (carry input)
// Output ports: 16-bit sum, 1-bit cout (carry output)

module Adder_16 (input [15:0] a, b, input cin, output [15:0] sum, output cout);

wire [16:0] c; assign c[0] = cin; assign cout = c[16]; // carry bits
// carry input
// carry output

```
// assignment of 16-bit vectors
assign sum[15:0] = (a[15:0] \land b[15:0]) \land c[15:0];
assign c[16:1] = (a[15:0] \& b[15:0]) | (a[15:0] \land b[15:0]) \& c[15:0];
```

endmodule

37<mark>S</mark>TUDENTS-HUB.com

ENCS 2340

- module Adder16 (input [15:0] A, B, input cin, output [15:0] Sum, output cout);
 - // A and B are 16-bit input vectors
 // Sum is a 16-bit output vector

// {cout, Sum} is a concatenated 17-bit vector // A + B + cin is 16-bit addition + input carry // The + operator is translated into an adder assign {cout, Sum} = A + B + cin;

endmodule



// Parametric n-bit adder, default value for n = 16 module Adder #(parameter n = 16) (input [n-1:0] A, B, input cin, output [n-1:0] Sum, output cout);

 $\ensuremath{\textit{//}}\xspace A$ and B are n-bit input vectors

// Sum is an n-bit output vector

// The + operator is translated into an n-bit adder
// Only one assign statement is used

assign $\{cout, Sum\} = A + B + cin;$

endmodule







// Instantiate a 16-bit adder (parameter n = 16)
// A1, B1, and Sum1 must be 16-bit vectors
Adder #(16) adder16 (A1, B1, Cin1, Sum1, Cout1);

// Instantiate a 32-bit adder (parameter n = 32)
// A2, B2, and Sum2 must be 32-bit vectors
Adder #(32) adder32 (A2, B2, Cin2, Sum2, Cout2);

// If parameter is not specified, it defaults to 16
Adder adder16 (A1, B1, Cin1, Sum1, Cout1);



45 TUDENTS-HUB.com

// n-bit magnitude comparator, No default value for n
module Comparator #(parameter n)
 (input [n-1:0] A, B, output GT, EQ, LT);

// A and B are n-bit input vectors (unsigned)
// GT, EQ, and LT are 1-bit outputs

assign GT = (A > B);
assign EQ = (A == B);
assign LT = (A < B);</pre>

endmodule

20 24





41STUDENTS-HUB.com

// Instantiate a 16-bit comparator (n = 16)
// A1 and B1 must be declared as 16-bit vectors
Comparator #(16) comp16 (A1, B1, GT1, EQ1, LT1);

// Instantiate a 32-bit comparator (n = 32)
// A2 and B2 must be declared as 32-bit vectors
Comparator #(32) comp32 (A2, B2, GT2, EQ2, LT2);

// WRONG Instantiation: Must specify parameter n
Comparator comp32 (A2, B2, GT2, EQ2, LT2);



42STUDENTS-HUB.com



Syntax:

- Solean_expr ? True_expression : False_expression
- § If Boolean_expr is true then select True_expression
- Select False_Expression
- Sconditional operators can be **nested**

Example:

assign max = (a>b)? a : b; // maximum of a and b
assign min = (a>b)? b : a; // minimum of a and b

43STUDENTS-HUB.com

20 24

// Parametric 2x1 Mux, default value for n = 1
module Mux2 #(parameter n = 1)
 (input [n-1:0] A, B, input sel, output [n-1:0] Z);

// A and B are n-bit input vectors
// Z is the n-bit output vector
// if (sel==0) Z = A; else Z = B;
// Conditional operator used for selection
assign Z = (sel == 0)? A : B;

endmodule





20 24

// Parametric 2x1 Mux, default value for n = 1
module Mux4 #(parameter n = 1)
 (input [n-1:0] A,B,C, D, input [1:0] sel, output [n-1:0] Z);

// sel is a 2-bit vector
// Nested conditional operators

assign Z = (sel[1] == 0) ?((sel[0] == 0) ? A : B) : ((sel[0] == 0) ? C : D);

endmodule



- Solution Uses procedural blocks and procedural statements
- S There are **two types** of procedural blocks in Verilog
 - The initial block
 - Secutes the enclosed statement(s) one time only
 - The always block
 - Secutes the enclosed statement(s) **repeatedly** until simulation **terminates**
- S The **body** of the initial and always blocks is **procedural**
- Scan enclose one or more procedural statements
- Second procedural statements are surrounded by begin ... end
- Multiple procedural blocks can appear in **any order** inside a module and **run in parallel** inside the simulator





module behave; reg clk; reg [15:0] A;

```
initial begin
    clk = 0;
    A = 16'h1234;
    #200 $finish
end
```

```
always begin
#10 clk = ~clk;
end
```

```
always begin
#20 A = A + 1;
end
```

endmodule

// 1-bit variable

// 16-bit variable
// executed once
// initialize clk
// initialize A

// executed always
// invert clk every 10 ns

// executed always
// increment A every 20 ns



Syntax:

always @(sensitivity list) begin

procedural statements

end

S An always block can have a sensitivity list

Sensitivity list is a list of **signals**: @(signal1, signal2, ...)

Solution of the sensitivity list triggers the execution of the always block, when there is a change of value in any listed signal. Otherwise, the always block does nothing until another change occurs on a signal in the sensitivity list





Solution For combinational logic, the sensitivity list **must include**:

• ALL the signals that are read inside the always block

Scombinational logic can also use: @(*) or @*

@(*) is **automatically** sensitive to all the signals that are read inside the **always** block

Example: A, **B**, and **sel** must be in the sensitivity list below:

```
always @(A, B, sel) begin
if (sel == 0) Z = A;
else Z = B;
```

end

A, **B**, and **sel** are read inside the **always** block

4<mark>9</mark>STUDENTS-HUB.com





S The if statement is procedural

- Can only be used inside a procedural block
- Syntax:
 - if (expression) statement
 - [else statement]
- S The else part is optional
- S A statement can be **simple or compound**
- S A compound statement is surrounded by begin ... end
- Sif statements can be **nested**
 - Can be nested under if or under else part

⁵STUDENTS-HUB.com

// Behavioral Modeling of a Parametric 2x1 Mux module Mux2 #(parameter n = 1) (input [n-1:0] A, B, input sel, output reg [n-1:0] Z);

// Output Z must be of type reg
// Sensitivity list = @(A, B, sel)
always @(A, B, sel) begin
if (sel == 0) Z = A;
else Z = B;
end

endmodule





module Decoder3x8 (input [2:0] A, output reg [7:0] D);
// Sensitivity list = @(A)

```
always @(A) begin
     (A == 0) D = 8'b0000001;
  if
  else if (A == 1) D = 8'b0000010;
  else if (A == 2) D = 8'b00000100;
  else if (A == 3) D = 8'b00001000;
  else if (A == 4) D = 8'b00010000;
  else if (A == 5) D = 8'b00100000;
  else if (A == 6) D = 8'b01000000;
  else
                 D = 8'b1000000;
 end
```

endmodule

ENCS 2340 module Priority_Encoder4x2 (input [3:0] D, output reg V, output reg [1:0] A); // sensitivity list = @(D)always @(D) begin $(D[3]) \{V, A\} = 3'b111;$ if else if $(D[2]) \{V, A\} = 3'b110;$ else if $(D[1]) \{V, A\} = 3'b101;$ else if $(D[0]) \{V, A\} = 3'b100;$ $\{V, A\} = 3'b000;$ else end endmodule

53STUDENTS-HUB.com

Uploaded By: 1230358@student_birzeit_eduil

ENCS 2340



Solution States in the state of the state

Syntax:

- case (expression)
- case_item1:statement
- case_item2:statement
- • •
- default: statement
- endcase
- S The default case is optional
- S A statement can be **simple or compound**
- S A compound statement is surrounded by begin ... end



module Mux4 #(parameter n = 1) (input [n-1:0] A, B, C, D, input [1:0] sel, output reg [n-1:0] Z); //@(*) is @(A, B, C, D, sel) always @(*) begin case (sel) 2'b00: Z = A; **2'b01**: **Z** = **B**; **2'b10:** Z = C; default: Z = D; endcase end endmodule

ENC5 2340



555TUDENTS-HUB.com

20 24

> // Behavioral Modeling of an ALU module ALU #(parameter n = 16) (input [n-1:0] A, B, input [1:0] F, output reg [n-1:0] Z, output reg Cout);

```
// @(*) is @(A, B, F)
always @(*) begin
case (F)
2'b00: {Cout,Z} = A+B;
2'b01: {Cout,Z} = A-B;
2'b10: {Cout,Z} = A&B;
default: {Cout,Z} = A | B;
endcase
end
```

endmodule

56STUDENTS-HUB.com

ENCS 2340



57STUDENTS-HUB.com





