



Faculty of Engineering and Technology

Department of Electrical and Computer Engineering

ENEE 3102

Prelab for Experiment 6

Multistage Amplifiers and Frequency Response

Student's Name: Dalal Bawatneh

Student's No: 1170329

Prepared For:

Instructor: Mr. Mohammad J'beh

A. Multistage Amplifier:

I. Multistage Amplifier Design:

We want to design a two-stage amplifier with a voltage gain 30 to give a peak-to-peak output of 2.5 v.


$A_{v1} = 15$, $A_{v2} = 2$, $V_i = 100$ mVp-p .

To design the first stage of the amplifier for the h-parameters of a transistor are:

$h_{ie} = 2 \times 10^3 \Omega$, $h_{oe} = 10^{-4} 1/\Omega$, $h_{fe} = 200$, $h_{re} = 10^{-3}$, $V_{cc} = 10$ v

The capacitor = 100uF in parallel with R_E .

So the first stage is is:



The first stage in dc analysis

$V_{B1} = 2.983$ v

$V_{E1} = 2.317$


$V_{CE1} = 7.696 - 2317$ v

$$h_{fe} = \beta = 168$$

$$\frac{h_{ie} = 25.69\text{mV}}{13.68} =$$

$$I_C = I_E = 2.304\text{ mA}$$

$$I_b = 13.68\mu\text{A}$$




The first stage in dc analysis

VB1=2.983v


VE1=2.317

VCE1=7.696-2317v


The simulation for first stage



AC analysis



When $24\text{db} = 20\log(15)$



ii (active)

Stage 2 :


Q point

$V_{B2}=3.041V$


$V_{E2}=2.384V$

$V_{CE2} =$


$6.525 - 2.384 =$




Then when connect two stages :




The output




Two stages together :




The simulation




III. Differential Amplifier



$V_1 = V_2$ (V)	V_{out} (V)
0	8.286
1	8.750
2	9.214
3	9.680
4	10.15
5	10.61





V_1 (V)	V_2 (V)	V_{out} (V)
0	0	8.667
0.05	-0.05	9.060
0.1	-0.1	9.454
0.15	-0.15	9.850
0.2	-0.2	10.24

The Slope = -1

