

BIRZEIT UNIVERSITY

Faculty of Engineering and Technology

Department of Electrical and Computer Engineering

ENEE 3102

Prelab for Experiment 6

Multistage Amplifiers and Frequency Response

Student's Name: Dalal Bawatneh

Student's No: 1170329

Prepared For:

Instructor: Mr. Mohammad J'beh

STUDENTS-HUB.com

A. Multistage Amplifier:

I. Multistage Amplifier Design:

We want to design a two-stage amplifier with a voltage gain 30 to give a peak-to-peak output of 2.5 v.

Av1 = 15, Av2 = 2, Vi = 100 mVp-p .

To design the first stage of the amplifier for the h-parameters of a transistor are:

hie = $2*10^3\Omega$, hoe = 10^{-4} 1\ Ω , hfe = 200, hre = 10^{-3} , Vcc = 10v

The capacitor = 100 μ F in parallel with R_E .

So the first stage is:



The first stage in dc analysis

VB1=2.983v VE1=2.317

VCE1=7.696-2317v

$$h_{fe} = \beta = 168$$

 $\frac{h_{ie} = 25.69mv}{13.68} =$
 $I_C = I_E = 2.304 \text{ mA}$
 $I_b = 13.68uA$



STUDENTS-HUB.com

The first stage in dc analysis

VB1=2.983v

VE1=2.317

VCE1=7.696-2317v

The simulation for first stage



AC analysis





STUDENTS-HUB.com



Stage 2 :		40.00			
Q point					
			140.05.4		1 500mA
VB2=3.041V	· · · ÷ · · · · · · · ·	R.	1: 47k	R2	2k
VE2=2.384V					
VCE2=			· · · · ·	Q	6.525V
6.525-2.384=				9.83uA	
					-1.590mA2
					2.384V
			138.23uA		1.590mA 4.5k
		R: • • • • • • • • • • • • • • • • • • •	3: ≩22k : : : : 		1
			· · · · · ·		
				· · · · · · · · · · ·	
			. <u> </u>		

Then when connect two stages :



STUDENTS-HUB.com

The output



Two stages together :



The simulation



STUDENTS-HUB.com

III. Differential Amplifier



$V_1 = V_2$ (V)	V _{out} (V)
0	8.286
1	8.750
2	9.214
3	9.680
4	10.15
5	10.61



STUDENTS-HUB.com



V ₁ (V)	V ₂ (V)	V _{out} (V)
0	0	8.667
0.05	-0.05	9.060
0.1	-0.1	9.454
0.15	-0.15	9.850
0.2	-0.2	10.24





STUDENTS-HUB.com

STUDENTS-HUB.com