



ANSWER BOOKLET

Student: <u>Digital</u>	Number: <u>12</u>
Course: Department: _____	Number: _____
Division: _____	Instructor: _____
Date: _____	
Day	Month Year

For Instructor's Use

Question	Grade
1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
Total	

State Table

<u>Present state</u>		<u>Input</u>	<u>Next state</u>		<u>output</u>
A	B	x	A	B	y
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0

- In general, if we have in a circuit m flip-flops, n inputs, o outputs



- state table has 2^{m+n} rows

- next state section has m columns (one for each flip-flop)

- output section has o columns.


⊛ ~~It is~~ sometimes the state table is presented in a slightly different form. In this case the state table has only three sections: present state, next state and output. (The input section is ^{now} included in the next state section).

<u>Present state</u>		<u>Next state</u>				<u>Output</u>			
		<u>$x=0$</u>		<u>$x=1$</u>		<u>$x=0$</u>		<u>$x=1$</u>	
A	B	A	B	A	B	y	z	y	z
0	0	0	0	0	1	0		0	
0	1	0	0	1	1	1		0	
1	0	0	0	1	0	1		0	
1	1	0	0	1	0	1		0	

* State Diagram :

- The information available in a state table can be represented graphically in the form of a state diagram.

(This is only another way to see things)



* ⑧ Flip-Flop Input Equations (Excitation Equations)

$$\left. \begin{array}{l} D_A = Ax + Bx \\ D_B = A'x \end{array} \right\} \text{input equations}$$

for DFF input equations are the same as
state equations because the characteristic
equations $Q(t+1) = D_Q$.

Ex.

Fig 5-17

Solution


$$D_A = A \oplus x \oplus y \quad (\text{input equation (excitation)})$$

$$\Rightarrow A(t+1) = A \oplus x \oplus y \quad (\text{state equation (transition)})$$

⇒ The state table (Transition Table)

<u>Present State</u>	<u>Inputs</u>		<u>Next State</u>	(no output)
A	x	y	A	
0	0	0	0	
0	0	1	1	
0	1	0	1	
0	1	1	0	
1	0	0	1	
1	0	1	0	
1	1	0	0	
1	1	1	1	

⇒ State Diagram



Ex. Fig 5-18

input equations: $J_A = B$ $K_A = Bx'$
 $J_B = x$ $K_B = A'x + Ax'$
 $\quad\quad\quad = A \oplus x$

State equations: by using the characteristic equation of DFF

$$Q(t+1) = JQ' + K'Q$$

$$\Rightarrow A(t+1) = BA' + (Bx')'A$$

$$= A'B + AB' + Ax$$

$$\& B(t+1) = x'B' + (A \oplus x)'B$$

$$= B'x' + ABx + A'Bx'$$


State Table

Flip-Flop Inputs

<u>Present State</u>		<u>Input</u>	<u>Next State</u>					
A	B	x	A	B	<u>FFA</u>		<u>FFB</u>	
					J_A	K_A	J_B	K_B
0	0	0	0	1	0	0	1	0
0	0	1	0	0	0	0	0	1
0	1	0	1	1	1	1	1	0
0	1	1	1	0	1	0	0	1
1	0	0	1	1	0	0	1	1
1	0	1	1	0	0	0	0	0
1	1	0	0	0	1	1	1	1
1	1	1	1	1	1	0	0	0

*

State Diagram:



Ex:

Fig 5-20

Input Equations

$$T_A = Bx$$

$$T_B = x$$

Output Equations

$$y = AB$$

(function of present states only.)

state equation: By using T Flip Flop characteristic

$$\text{equation } Q(t+1) = T \oplus Q = T'Q + TQ'$$

$$\Rightarrow A(t+1) = \cancel{T_A'} \cdot A + T_A A'$$


$$= AB' + Ax' + A'Bx$$

$$\& B(t+1) = x \oplus B$$

State Table

<u>Present State</u>		<u>Input</u>	<u>Next State</u>		<u>Output</u>
A	B	x	A	B	Y
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	1	0
0	1	1	1	0	0
1	0	0	1	0	0
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	1

State diagram



*

⑧ Mealy and Moore Models (Machines).


- Sequential circuits are called Finite State Machine (FSM).

- In the Mealy Model (Mealy FSM) the output is a function of both the present state and input.



- In the Moore Model (Moore FSM) the output is a function of the present state only.

Ex.

y is function of present state & input \Rightarrow Mealy Model



Ex.





A (state itself is considered as function output).

\Rightarrow Moore FSM

Ex:

y output is
function of present
state only
 \Rightarrow Moore
machine



(*) - In a Moore model, the outputs of the sequential circuit are synchronized with the clock because they depend on only flip-flop outputs that are synchronized with the clock.

- In a Mealy model, the outputs may change if the inputs change during the clock cycle.

- In order to synchronize Mealy machines, \Rightarrow inputs must be synchronized with the clock and outputs sampled only during the clock edge.


④ Structural Description of Sequential Circuit

fig 5-20 (a)

```
module T_FF (Q, T, CLK, Reset);  
    output Q;  
    input T, CLK, Reset;  
    reg Q;  
    always @ (posedge CLK or negedge Reset)  
        if (Reset == 0) Q = 1'b0; // if (~Reset)  
        else Q = Q ^ T;  
endmodule
```

```
module Tcircuit (X, Y, A, B, CLK, reset);  
    input X, CLK, reset;  
    output Y, A, B;  
    wire TA, TB;  
    assign TB = X;  
    assign TA = A & B;  
    assign Y = A & B;  
    T_FFFFA (A, TA, CLK, Reset);  
    T_FFFFB (B, TB, CLK, Reset);  
endmodule
```


⊛ Fig. 5-16 State Diagram:



```
module Mealy (x, y, clk, reset, A, B);
```

```
input x, clk, reset;
```

```
output y, A, B;
```

```
reg y, A, B;
```

```
Parameter: S0 = 2'b00, S1 = 2'b01, S2 = 2'b10,
           S3 = 2'b11;
```

```
always @ (posedge clk) always @ (posedge reset)
```

```
if (reset) {A, B} = S0;
```

```
else
```

```
case ({A, B})
```

```
  S0: if (x) {A, B} = S1;
```

```
      else {A, B} = S0;
```

```
  S1: if (x) {A, B} = S3;
```

```
      else {A, B} = S0;
```

```
  S2: if (x) {A, B} = S2;
```

```
      else {A, B} = S0;
```

```
  S3: if (x) {A, B} = S2;
```

```
      else {A, B} = S0;
```

```
endcase
```


always @ (~~A or B~~ A or B or x)

case ({A,B})

s0 : y = 0;

s1 : if (x) y = 1'b0; else y = 1'b1;

s2 : if (x) y = 1'b0; else y = 1'b1;

s3 : if (x) y = 1'b0; else y = 1'b1;

end case

end module

(4)

* STATE REDUCTION AND ASSIGNMENT

- * The reduction of the number of flip-flops in a sequential circuit is referred to as the state reduction.

(5)

- * ~~only~~ In the following examples, only the input-output sequences are important (not the state itself).

* Example of Fig- 5-22 (State Diagram)

- There are an infinite number of input sequences that may be applied to the circuit, each sequence results in a unique output sequence.

- Consider an input sequence 01010110100 starting from the initial state a.

state	a	a	b	c	d	e	f	f	g	f	g	a
input	0	1	0	1	0	1	1	0	1	0	0	
output	0	0	0	0	0	1	1	0	1	0	0	

- * Now we want to reduce the number of states such that the same input sequences will produce ^{the same} output sequences

- * It is easier to use the state table for this purpose.

(*)

④ State table

Present State	Next state		Output	
	$x=0$	$x=1$	$x=0$	$x=1$
a	a	b	0	0
b	c	d	0	0
c	a	d	0	0
d	e	f	0	1
e	a	f	0	1
f	g	f	0	1
g	a	f	0	1

(*) The Rule for state reduction

"Two states are said to be equivalent if, for each ~~member~~ member of the set of inputs, they give ~~exactly~~ exactly the same output and send the circuit either to the same state or to an equivalent state".

\Rightarrow ① state $e \stackrel{\text{equivalent to}}{=} g \Rightarrow$ new state table

Present State	Next state		Output	
	$x=0$	$x=1$	$x=0$	$x=1$
a	a	b	0	0
b	c	d	0	0
c	a	d	0	0
d	e	f	0	1
e	a	f	0	1
f	e	f	0	1

② state $d \stackrel{\text{equivalent to}}{=} f \Rightarrow$ new state table

Present state	Next State		output	
	x=0	x=1	x=0	x=1
a	a	b	0	0
b	c	d	0	0
c	a	d	0	0
d	e	d	0	1
e	a	d	0	1

⇒ no remaining equivalent state.

⇒ new & final state diagram (Fig 5-23)

⊗ Now for the same sequence of inputs:

0 1 0 1 0 1 1 0 1 0 0

State	a	a	b	c	d	e	d	d	e	d	e	a
input	0	1	0	1	0	1	1	0	1	0	0	
output	0	0	0	0	0	1	1	0	1	0	0	

⊗ State Assignment

After state reduction, we are assigning each of the remaining states a unique binary code as follows:-

State	Assignment 1	Assignment 2	Assignment 3
a	000	000	00001
b	001	001	00010
c	010	011	00100
d	011	010	01000
e	100	110	10000

↓ unused

amh1@hbm

⇒ final state table

Present State	Next State		output	
	$x=0$	$x=1$	$x=0$	$x=1$
000	000	001	0	0
001	010	011	0	0
010	000	011	0	0
011	100	011	0	1
100	000	011	0	1

Example:

State Table

Present State	Next State		output	
	$x=0$	$x=1$	$x=0$	$x=1$
a	c	b	0	1
b	d	a	0	1
c	a	d	1	0
d	b	d	1	0

$a \neq c, a \neq d, b \neq c, b \neq d$ (different outputs)

$a = b$ if $c = d \Rightarrow (a, b) \text{ imply } (c, d)$

also $c = d$ if $a = b \Rightarrow (c, d) \text{ imply } (a, b)$

⇒ $a = b$ & $c = d \Rightarrow$ new state table

Present State	Next State		output	
	$x=0$	$x=1$	$x=0$	$x=1$
a	c	a	0	1
c	d	c	1	0

⑧ Two states are equivalent if for each possible input, they give exactly the same output and go to the same next state or to equivalent next states.

⑨ Implication Table:
a systematic way to reduce the number of states.

Ex. State Table

<u>Present State</u>	<u>Next state</u>		<u>Output</u>	
	<u>$x=0$</u>	<u>$x=1$</u>	<u>$x=0$</u>	<u>$x=1$</u>
a	d	a	0	0
b	e	a	0	0
c	g	f	0	1
d	a	d	1	0
e	a	d	1	0
f	c	b	0	0
g	a	e	1	0