

ANSWER BOOKLET

Student:	Digital	Number	12
Course:	Department:	Number:	
	Division:	Instructor:	
Date:			
	Day	Month	Year

For Instructor's Use

For Instru	
Question	Grade
1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
Total	


Present State Input Next State cutput In general, it we have in a circuit m flip flops, n inputs, a outputs - State table has 2 m+ 11 rows - next state section has my Colymns (one for each FD flip- flip souppet action has a columns. (A) It is sometimes the state tobe is presented is a slightly different form. In this case the state table has only three sections: present state, not state and outputs. (The input section is included to in the rest state Suction).


I graphically in 00 1/0

@ Flip-Flop Input Equations (Excitation Equations) DA = Ax + Bx } input equations

DB = A1x for DFF inpole equations are the same as equitions Q(t+1) = Do DA = A @ x @ y (input equation (excitation) => A(E+1) = A @ 2 @ y (State equation (transition State table (Transition Table) -) State Diagram STUDENTS-HUB.com 61, 10 Uploaded By: anonymous

				X	, .			
Ex	Fig	5-18						
input	eque fiv	-s: T	= P	5	RA=	Box	Ĭ.	
		- JB						1
_						AG		-
Stile	equalities +	DFF G(++)					be esti	
	A (t+1)	= BA	1	(Bx')	1			144
		= A'B		A 1				
			Tables Sea		15 12	y	The state of the s	
B	(6+1)	S & B'	+ (A)	Dx) F	2 1	, , , , , , , , , , , , , , , , , , , ,	***	
_		= B'x'	+ A	BX+	ABX	E CANAL PRO	The second second	
Stale	Table				7	71.	Flop	Toda
Present	1 1	Ingat	Neal	State	, ,	110-	T (of	= 14-45
A	В	DC "	A	В	OJA	KA	Jo	KB
0	O	0	0	1	0	6	1	0
0	O	1	0	U	0	0	0)
	1	0	-	-)	1	0
				0		O	6)
	0	6	1	1	0	0		1
_	0	1 2	1	0		6	0	8
	1	0	60	0	- 1000 1010	1		1
	1	1	1		()	0	0	6
					1	No. and		





8ht digram

(0/0)

(1/1)

(10/0)

@ Mealy and Moone Models (Machines). - Segmential Circuits are alled Finite Stabe - In the Mealy Model (Mealy FSM) the output is a function of both the present state and input In the Moone Model (Moone FSM) the outputs is a function of of the present state Mealy model function out pat). 3 Moore FSM

STUDENTS-HUB.com


Uploaded By: anonymous

EX y onlyab is function of present state only -> Moon (x)-In a Moone moded, the outputs of the sequential circuit are synchronized with flip flop outputs that are synchronized with the clock. - In a Mealy mode, the outputs may change of the inputs change during the clock eyele - In order to synchron; Zes Mealy machines inputs must be synchronized with the clock and outpits sampled only during the clock edge

(a) Structural Description of Sequential Circuit

fig 5-20 (a)

module T-FF (O, T, CHr, Reset); always @ (posedge CIK or negedge Reset) + (Reset ==0) Q=1'bo; // module Teireuit (x,y, A, B, CIh, neset); input x, cik, reseti T-FF & FFB (B, TB, C1k, Reset);



always @ (ASB) A or B orx)
({A,B})
5. \$ 7 50
8, if (a) y=1'60; else y=1'61;
52 : A (x) y = 1'bo; els y = 1'b1;
53: if (x) y= 1'b0; els y=1'b1;
•
end Case
end module
The second secon
TO WITH BUT AND A STATE OF THE
The second secon
La contraction de la contracti

ASTATE REDUCTION AND ASSIGNMENT
The reduction of the number of flips flips
in a sequential circuit is referred to as
the State neduction.
To the following examples, only the impate
ortput sequences are important , (not the
State itself)
- I module -
@ Framph of Fig- 5-22 (State Diagram)
There are an infinite number of input
an infinite that the discuit
sequences that may be applied to the circuity
each sequence results in a unique output
sequence.
Consider an input Sequence 01010100
Starting from the inited State a.
state a a b e d e f f g f g d
imput 0 10 10 1000
enfat 0 0 0 0 0 1 1 0 10 0
a la la de la contra del la contra de la contra de la contra del la contra del la contra del la contra de la contra del la c
@ Now we want to reduce the number of states
such that the same input sequences will
Produce that the same input sequences will Produce the output sequences
÷
BIb is ensier to we the state table for
this purpose.

amh I Wholm Sting State table Ment State Output a # c, a #d, b #c, b #d (deferent outpubs) a = b if c=d =) (a,b) imply (C,d) a=b >(e,d) imply (a,b) a-b & c=d = new state tobh

the same	nextly the same	for each possible input, output and go to
D Implication a systematic of states.	Table: way to reduce	a de nundoor
a	Nesto State sc-0 sc-1 d a	0 0