

ENCS2340 | Section 2 | Fall 2024/2025 Chapter 6 **Solution - Extra Exercises**


1. Initially the feedback D-type shift register shown has the contents WXYZ = 0110. For the sequence of the serial input shown in the table below, fill in the spaces in the table to indicate the register contents following the arrival of each of the next five clock pulses. In the last column, express the contents in HEX.



Clock Pulse #	Serial Input, just before the arrival of the next clock pulse	W In t> Dw=	X Dx=W	Y Dy=X	Z D7 =Y	Register Contents (in Hex)
Initial State	1.	1, 0	^ 1 \	1 1	1 0	6
1	0	120	30	71	<i>≫</i> 1	B
	0	120	1	O	; 1	5
3	1	1,41	0	1	0	A
4	0	121	1	0	. 1	D
5	1	7 1	1	1	0	E


- Given the 4-bit synchronous binary down counter with a parallel load synchronous input (LOAD) (shown opposite).
 - Add the required logic to obtain a counter that follows the following counting sequence: ...11, 10, 9, 8, 7, 6, 5, 11, 10, 9, 8, 7, 6, 5,
 - This counter is a modulo- ______ counter.
 - This counter is a divide-by- ____ counter.
 - d. Sketch the Q3 output (the MSB) for the counting sequence given in (a) above and use the result to verify your answer in (c).





e. With a clock frequency of 1400 pulses per second, the signal at output Q3 of the counter has a frequency of 200 pulses per second.

						H8-2
3.	a. JK	FFs 4	oith J	K tied to	gether	JK=0: No chang)
State 7	able for BCD Down	Counter		(JK=1	Toggle	TK=0: No chand
P	resent State	Next.	State		33-7	
06	Q4 Q2 Q1	Q ₆ Q ₄	Q ₂ Q ₃	[J.K]8 [J	JK]4 [JK]	2 [J,K]
0 0	0 0 0	1 0	0 1-	1 (0 0	
1 0	0 0 1 0	0 0	0 0 - 0 1		0 1 -	
3 0	0 1 1	0 0	1 0-		0	
4 0 5 0	1 0 0	0 0	1 1- 0 0-	= 0 = -	0	
60	1 1 0	0 1	0 - 1	_ 0	01-	
70 81	$\begin{array}{cccc} 1 & 1 & 1 \\ 0 & 0 & 0 \end{array}$	0 1	1 0-	- 0	11-	
9 1	0 0 1	1 0	0 0~	<u> </u>	0 0	
		1				Fixed at 1
	. 1 .	Q 2				
	111	3 2	1,1			
		1 ()			7	
	S X X	1 X X I	2 +	XXI		XXX
Q	1	XX			× ×	XX
	L PE	~				
-	עבינש	81 -	_(J.k	4	J	k_z
	J=k= 3	1, Q2Q4	<u>J</u> 4=	Ka= a, a	J.	= t3 = Q
· .				া + হ, ই	204 +	8 8
	JJ=K13	: 1			+	<u> </u>
<u>.</u>			\neg			1124
.	b. '		1			
		DD	l Q.	D-Q	(+) Q Q	204]
	Toggle		1	8 8		
^	control			$D_{i} = 0$	2A 2	2,+2,2,24
	(=[J,K], fra	m part (d) abo	ve) T	4	28+0,0,04 -0,0,+0,0,04
	- L- L			. D - 1	QATOO.	+ 0.00 + A A Q
				-	2 [1 2	18.19
				Di -	9.41	
					<u></u>	
					- (4)	
					· ·	



CLR	Load	Up/down	Action Taken on Next Clock Edge		
0	X	X	Clear counter		
1	1	X	Parallel Load with External Inputs (I3I2I1I0)		
1	0	0	Decrement by 3		
1	0	1	Increment by 2		

