

Computer organization ENCS2380

تلخيص محاضرات ابو السعود
Ch 1+ Ch 2+Ch 3 +Ch 11+Ch 12

* Computer Architecture: design

* Computer Organization: structure

technology: organization & implementation

programmer: Architecture

Instruction → CPU

* The Computer Revolution:

Moores Law →

server

interaction, network, CPU and I/O

server

server →

computer

computer: →

① general purpose variety of software

② subject to cost/performance trade-off

Server:

• Network based

• High capacity, performance, reliability.

• Range from small servers to building sized.

* Personal Mobile Device: (PMD)

- Battery operated.
- Connects to the internet.
- Hundreds of dollars.
- Smart phone, tablets, electronic glasses.

I/O, memory, processor

* Cloud computing.

- Warehouse Scale Computers (WSC)
- Software as Service "SaaS"
- Portion of software run on PMD & a portion run in the cloud.
- Amazon and Google.

"من سحابة سرب تفتك"

لغة برمجة

* High level Language → Compiler → Assembly.
Assembly → Assembler → machine Language.

Machine Language

بیت → حرف

بایت → حرف


parallel processing gives cpu no. of stages
performance is n/c in parallel

* understanding performance

1. Algorithm
"number of operation executed"
2. programming Language, compiler, architecture.
"number of machine instruction executed per. operation"
- * 3. processor & memory system
"how fast instruction are executed"
4. I/O system "including OS"
"how fast I/O operation are executed"

* Eight great ideas

1. Design for Moore's law.
2. use abstraction to simplify design.
3. Make the common case fast.
4. performance via parallelism
5. " " pipelining
6. " " prediction. jump
7. Hierarchy of memory.
8. Dependability via redundancy.



System Software \rightarrow Hardware / Software
 Human Architecture.

Compiler \rightarrow translates HLL \rightarrow machine Language.

operation system: service code.

- handling I/O
- Managing memory and storage.
- Scheduling tasks / sharing resources.


Comparable \rightarrow High level organization of computer system.

Program Code \rightarrow Hardware representation.

HLL \rightarrow Assembly \rightarrow Hardware representation.
 binary digits

assembler \rightarrow compiler \rightarrow Encoded instruction

* Structure.



* Networks

- Communication, resource sharing, non local
- Local area network (LAN): Ethernet
- wide area network (WAN): the Internet
- wireless network: wifi, Bluetooth

* History of Computers

First: Vacuum Tubes

Machine Language
Vacuum tubes were used for power and control. The stored program concept was introduced. The first computer was the ENIAC, which was programmed using machine code.

G2 → smaller, cheaper, transistor, made from silicon, less heat than vacuum tube

more complex arithmetic & logic units

use HLL

G3 → Integrated circuits

transistors are integrated on a single chip, making them smaller and more powerful.

G4 → IC → integrated circuit

Gordon Moore: co-founder of Intel

Observed number of transistors - that could be put in a single chip was doubling every year.

- CISC: complex instruction set computer. "Complex Hardware" "Simple software" "Intel"
- RISC: reduced instruction set computer. "Simple Hardware" "Complex software" "Arm"

* micro controller \rightarrow CPU + I/O

Ram \rightarrow [ذاكرة] [مؤقتة]

Rom \rightarrow [ذاكرة] [ثابتة]

* Response time:

technology \rightarrow

How long it takes to do task.

* Throughput:

Total work done per unit time.

* Replacing the processor with a faster version?

* Adding more processors?

* Adding more processors \rightarrow parallel processing

* Relative performance

ni Define performance = $\frac{1}{\text{Execution Time}}$

Ex: "X is 1.5 times faster than Y"

$$\text{performance}(x) / \text{performance}(y)$$

$$\text{Execution Time}(y) / \text{Execution Time}(x) = 1.5$$

* Example

time taken to run a program

• 10 s on A, 15 s on B

• Execution time B / Execution time A

$$15 / 10 = 1.5$$

so A is 1.5 times faster than B

* Measuring Execution Time

• Elapsed Time:

* Total response time, including all aspects of processing I/O, OS overhead, idle time.

* determines system performance.

• CPU time.


* time spent processing a given job

Discounts I/O time, other job's shares

* Comprises user CPU time & system CPU time

* different programs are affected differently by CPU

(A) system performance = clock rate / instruction per cycle



(A) clock period / cycle = (B) clock rate

1. GHz
2. GHz } clock rate. "Hz"

* clock period : duration of a clock cycle "s"

* clock rate : cycles per second "Hz"

Frequency

$$\text{CPU time} = \frac{\text{CPU clock cycles}}{\text{clock rate}}$$

performance improved by.

1. Reducing number of clock cycles.
2. increasing clock rate.
3. Hardware designer must often trade off clock rate against cycle count.

* Example : Computer A : 2 GHz, 10s CPU time.

Designing computer B

Aim for 6s CPU time.

1. can do faster clock, but causes 1.2x clock cycle
How fast must comp B clock be?

$$\text{Clock Rate (B)} = \frac{\text{clock cycle (B)}}{\text{CPU time}_B} = \frac{1.2 \times \text{clock cycle (A)}}{6s}$$

$$\text{Clock cycle (A)} = \text{CPU time}_A \times \text{clock Rate (A)}$$


$$= 10s \times 2 \text{ GHz} = 20 \times 10^9$$

$$\frac{1.2 \times 20 \times 10^9}{6s} = \frac{24 \times 10^9}{6} = 4 \text{ GHz}$$

في زمن (B) يكون الكلا 4 GHz
في زمن (A) يكون الكلا 2 GHz

$$\text{Clock cycle} = \text{Instruction count} \times \text{cycle per instruction}$$

"كل تعليمة" في CPU هي 1 دورة ساعة
في زمن (A) يكون الكلا 2 GHz



$$\text{Clock cycle} = \text{Instruction count} \times \text{cycle per instruction}$$

$$(s) \text{ CPU time} = \text{Instruction count} \times \text{CPI} \times \text{Clock cycle time}$$

$$= \text{Instruction count} \times \text{CPI} \times \frac{1}{\text{Clock Rate}}$$

* Instruction count for a program. determined by program, ISA, Compiler.

في RISC هي 1 في SI هي 2 Instruction count.

* Average cycles per instruction.

determined by CPU hardware. RISC - 1, SI - 2

if different instructions have different CPI

Average CPI affects by instruction mix

clock cycle time "Rate" technology design.

* Example:

computer A: cycle time = 250 ps, CPI = 2.0

computer B: cycle time = 500 ps, CPI = 1.2

Same ISA

Hardware differs → instruction set

which is faster, and how much?

↓
CPU time

$$\text{CPU time (A)} = \text{Instruction Count} \times \text{Cycle time}_A$$

$$= I \times 2.0 \times 250 \text{ ps}$$

$$= I \times 500 \text{ ps} \rightarrow A \text{ is faster}$$

$$\text{CPU time (B)} = I \times 1.2 \times 500 = I \times 600 \text{ ps}$$

$$\frac{\text{CPU time B}}{\text{CPU time A}} = \frac{I \times 600}{I \times 500} = 1.2$$

EX: A is faster than B by

$$\text{CPU} \rightarrow \frac{1}{1.2} = 0.833$$

$$S = 3.14 \times 10^9 = 190 \text{ ps}$$

* if different instruction classes take different numbers of cycles → clock cycle = $\sum_i \text{CPI}_i \times \text{instruction count}_i$

$$P = \frac{S}{I} = \frac{3.14 \times 10^9}{1.2 \times 10^9} = 2.61 \text{ ps}$$

* weighted average CPI

$$CPI = \frac{\text{clock cycle}}{\text{Instruction Count}} = \sum_{i=1}^n \left[CPI_{(i)} \times \frac{\text{Instruction Count}_{(i)}}{\text{Instruction Count}} \right]$$

Relative Frequency

* CPI Example:
Alternative compiled sequences using instructions in classes A, B, C.

Class	A	B	C
CPI for class	1	2	3
IC in seq. 1	2	1	2
IC in seq. 2	4	1	1

• Seq 1: IC = 5 "2+2+1" =
clock cycle

$$= 2 \times 1 + 1 \times 2 + 2 \times 3 = 10$$

$$\text{Avg. CPI} = 10/5 = 2.$$

• Seq 2: IC = 6 "4+1+1"
clock cycles

$$= 4 \times 1 + 1 \times 2 + 1 \times 3 = 9$$

$$\text{Avg} = 9/6 = 1.5$$

Avg is 1.5

* performance. Summary.

$$\text{CPU Time} = \frac{\text{Instruction}}{\text{Program}} \times \frac{\text{Clock Cycle}}{\text{Instruction}} \times \frac{\text{Seconds}}{\text{Clock Cycle}}$$

\downarrow design \downarrow CPU \downarrow technology

Performance depends on:

- Algorithm: affects I_c , possibly CPI
- Programming language: affects I_c , CPI
- Compiler: affects I_c , CPI
- Instruction set architecture: affects I_c , CPI , T_c

* power Trends

* 2 in CMOS IC technology.

$$\text{Power} = \text{Capacitive load} \times \text{Voltage}^2 \times \text{Frequency}$$

\downarrow 30 fF [channels + 0.5 pF + 5V + 1V] $\times 1000$

* Reducing power

- Suppose a new CPU has
- 85% of Capacitive load of old CPU
- 15% Voltage and 15% Frequency reduction.

$$\frac{P_{\text{new}}}{P_{\text{old}}} = \frac{C_{\text{old}} \times 0.85 (V_{\text{old}} \times 0.85)^2 \times f_{\text{old}} \times 0.85}{C_{\text{old}} \times V_{\text{old}}^2 \times f_{\text{old}}}$$

$$= 0.85^4$$


$$= 0.52$$

* The power wall

- we can't reduce voltage further.
- we can't remove more heat.

* Ch 12.

characteristics and function



Instruction. 36 instruction → 6 bits instruction 21 n + bits. *
 operation 16 operation 4 bits data

Instruction.

36 instruction → 6 bits instruction 21 n + bits. *

cpu. memory 10 → 2¹⁰ → elements memory. instruction 2ⁿ

memory.

128 MB

Cell = 32 bits

$$128 = 2^{27} \quad \frac{2^{27}}{2^5} = 2^{22} \text{ cells} \rightarrow \text{memory}$$

$$32 \text{ bits} = 4 \text{ bytes} \quad 2^{22} \times 4 = 2^{24} \text{ bytes}$$

$$\text{cell} = 18 \text{ bits} \quad 2^{18} \times 2 = 2^{19} \text{ bytes}$$

$$2^{18} \times 2 = 2^{19} \text{ bytes}$$

9 Dec
 6 7012
 2 2012
 4 010

1010 p 444

4

1. add, constant, char
 address 10
 ASCII 10
 value 2 = 10
 A = 8
 F

1 instruction on

Q: Pi +

Byt Jai

خزائن B و R علی

memory address 100

Add 100

local \rightarrow memory \rightarrow R

mov R1, 0

Sub $R_0, R_1, R_0 \quad R_1 - R_0$

BZ xyz jump if $zFlag = 1$ "black"

Skip [] xyz

xyz str R₀, [100]

* Data Transfer:

32 bit = 4 Byte.

* 1.1 Source (-) no. 246 (+ LDR Ro, [100])

2. destination ^{لويده} ^{للدات} ^{الوجا} ^{ينقل كوي}


3. Data was [100] ما بين هذا وذاك

$$\text{SrTiO}_3, [100]$$

byte.

LDRH R0, [100] \Rightarrow 16 bit " $\frac{1}{2}$ High"

LDR R0, [low] \Rightarrow 16 bit $\frac{1}{2}$ "Low"



disc -> b. ST. Register use
 Register = 2^n

24 Register 5 bits

Register < memory. bits

Constant 5 bits

5 bits -> 0 to 31 unsigned.

5 bits -> -2^4 to $2^4 - 1$ signed.

-2^{n-1} to $2^{n-1} - 1$


+12 = 01100

-12 = 210100 2's complement.


-512 -> 511 -> 10 bits

$-2^9 \Rightarrow 9 = n-1$ (1+2+2) - 58 = 0

$n = 10$



Example 1: 32-bit mode



① → only register

② → memory or register Constant.

1 bit → mode

* support 48 operation

* 24 register

Op Code \Rightarrow # of operation $= 2^n$

$$48 = 2^6$$

$$n = 6 \text{ bits}$$

① → Register \Rightarrow # of register $= 2^n$

$$24 = 2^5$$

$$n = 5 \text{ bits}$$

* mode = 1 bit

$$\begin{aligned} \text{②} &= 32 - (6 + 5 + 1) \\ &= 20 \text{ bits} \end{aligned}$$

memory

$$\begin{aligned} \# \text{ of Cells} &= 2^{20} \\ &= 1 \text{ MB} \end{aligned}$$

$$\text{memory} = 2^{20} \times 1 \text{ MB} = 1 \text{ MB}$$

$$\frac{2^{27}}{2^2} = 2^{26} \quad \# \text{ of bits in File}$$

128 MB
cell = 16 bits

* Capacity of memory : 128 MB = 128×2^{20}
 $= 2^7 \times 2^{20}$

* Cell = 16 bits = 2 Byte = 2^{27} Byte

1 Byte = 8 bits
 $\frac{2^{27} \text{ Byte}}{2 \text{ Byte}} = 2^{26} \text{ cell}$

of address Bus = 26 bits

of address bus = number of cell = length of MAR

S.A.B
 S.A.B
 S.A.B

S.A
 S.A
 S.A

* Instruction Representation

1. opCodes are representation by abbreviations.
called mnemonics

* Instruction types:

1. Data processing. " %y <op> * " (عمليات)
2. Data storage. " %y <op> " (خزيرة)
3. Control " if statement " (قسم)
4. Data movement. " %y <op> " (نقل البيانات)

① Three-address instruction

RAM SUB y, A, B B ← B - A
 ADD y, A, B B ← B + A
 DIV y, A, B B ← B / A
 MPY y, A, B B ← B * A

② Two address instruction

SUB A, B A ← A - B
MOV A, B A ← B
ADD A, B A ← A + B

③ one address instruction

ADD C

Load D register as memory address
 stor y ac
 sub B → بترتيب implicit
 Div y. "ac" بترتيب
 inc c increment.

+ Add
 - Sub
 ÷ Div
 ↔ Mult

stor y → y Ac
 y ac Ac

$$* y = \frac{A-B}{C+(D+E)}$$

1. Sub y, A, B
2. MPl T, D, E
3. ADD K, C, T
4. Div y, y, K

B Tos

A (Tos-1)

memory	
5	
7	


ADD, MPl
 sub, div
 (Tos-1) op Tos
 $B = A$

A B + push A, push B, add.
 + AB

لنقله الى * فوق

push A
 push B

$$y = AB - CDE * + /$$



stack.

Pop y

y

9 Dec
 6 7012
 2 2012
 4 010

1010 p 444

4

1. add
 address 10
 ASCII 10
 2 = 10

2. add, constant, char
 10
 ASCII Code

3	4
F	

1 instruction on

2. $\frac{1}{2} \times \frac{1}{2} = \frac{1}{4}$

Byte
↑
STRB R0, [100]
↓
STR R0, [100]
we Register ji jalzi
Add 100

Byte Jai
↑
we R0 no B jalzi
memory address 100

move → R ← R, Constant → R
local → memory → R

move R0, 1
mov R1, 0
Sub R0, R1, R0
BZ xyz jump if ZFlag = 1 "black"
skip [] xyz we

xyz str R0, [100]

*** Data Transfer:**
32 bit = 4 Byte.
↑
1. Source → **LDR R0, [100]**
2. destination →
3. Data → [100]

strb R0, [100]
↓
byte.


LDRH R0, [100] → 16 bit "1/2 High"
LDR L R0, [100] → 16 bit "1/2 Low"

Copy المبردة memory و memory Stack

* unSigned Carry

$$\begin{array}{r} 1001 \\ 1110 \\ \hline 10111 \end{array} \quad \begin{array}{r} 9 \\ 14 \\ \hline 23 \end{array}$$


* Signed overflow



overflow Carry

unSigned

* Signed



$$\begin{array}{r} 1001 \\ 1110 \\ \hline 0111 \end{array} \quad \begin{array}{r} -7 \\ -2 \\ \hline 255 \end{array}$$

0111


overflow = 1

* اذا صحت رصمة (-) والجواب قطع (+) يعني 1 overflow


-- -- -- (-) -- -- -- (+) -- -- -- *

overflow

* shift Right



* shift left




Logical

Carry bit

* Arithmetic \rightarrow signed

linear shift.




Signal bit

آهم bit منع شری

Arithmetic Right Shift.

قوله: بَيْتُ لَقَا عَلَيْهِ



فول سٹورٹ
overflow

Arithmetic left shift


بِسْمِ اللَّهِ الرَّحْمَنِ الرَّحِيمِ

بالصندوق الرقعة جدير

الفتة - بقل الرقعة ومختل ليعبر sheff flow وهو تقريب

$$\frac{5}{2} = 2.5 \approx 2$$

آکبر عدد صحیح آفل
ان رقم



Rotate.

12 → 0001 0010
0000 1100

BCD

Conversion.

* Transfer of control :-

jump \rightarrow Conditional.

↳ un conditional.

Blue 1210

* Examples of shift and Rotate operation

10100110 Logical right shift 3 bit 00010100

3 bit carry bit
Carry = 1 → Register up bit

10100110 Arithmetic left shift 3 bit 10110000

10100110 → 10110000
بناقل
إلى اليمين
بناقل
إلى اليسار

10100110 Arithmetic right shift 3 bit 11110100

10100110 → 11110100
بناقل
إلى اليمين
بناقل
إلى اليسار

* Conversion:

ex: convert From decimal to binary.

BCD


12 8 bit 0000 1100 Hex
12 8 bit 0001 0010 Bcd

BCD \rightarrow 4 bits = one digit


* input & output
 memory "ما بين" CPU يعالج
 direct

* Transfer of Control : Sequential
 يعني طر طر حسب الترتيب وليس في instructions
 ex: jump, Branch

un Conditional \rightarrow دائماً true
 Conditional \rightarrow لنزوم فحوص



* Conditions Flag
 cf, zf, of, sf



BR ≥ 200 $FZ=1$ إذا $FZ=1$ آجل Branch

Address 200

"Seg" $FZ=0$ إذا $FZ=0$ آجل Code بالترتيب

JN ≥ 300 jump آجل $FZ=0$ إذا

* بالآجل إلى قبل $PC=6$ "next instruction آجل"


بس لآجل في $BR 100$ آجل PC آجل آجل في PC

→ $PC = PC + 100$ آجل

$PC = PC + displacement$

$PC = address$ آجل

* Call Function. "procedure call"



في يتشبه jump آجل
كل آجل يتشبه

$PC=412$ آجل


"push" آجل PC آجل $stack$ آجل

"pop" آجل $stack$ آجل PC آجل

* BRE R1, R2, 235 آجل

if R1 equal R2 آجل "BR 235" آجل

* Call procedure"




PC → push on stack "عزله Call الى الـ"

PC = [memory]


Ret → jump pop stack

PC = PC الأصلية



X86 → CPU "نخ" من صفر إلى

* ch 3 %



Address bus : عنوان مكتوب عليها

Control bus : r, w مكتوب عليها
read + write

Data bus : بيانات مكتوب عليها
memory أو CPU

mov [R0], R1 Add R1 إلى R0
memory.

* MAR: memory address register.

هنا reg هو register
address bus

* أي امتر بي اتقلو من reg ل memory لست اتقلها ل ال bus
 على MAR و هتلقا بتغير صيغته مع address bus.

8 line. "address bus" = 2^8 cell = حجم ال memory

$$2^{10} = K$$

$$2^{20} = M$$

$$2^{30} = G$$

$$2^{40} = Tl$$

* MBR : memory buffer register. مع Data Bus

Data Bus = Cell length.

* I/O AR : I/O address register

I/O register مع address bus


* I/O BR : I/O Buffer register

I/O register مع Data bus


* PC = Program Counter

next instruction add ليه

* IR = Instruction Register



* PC: auto increment
 Fetch cycle Execute cycle



* action categories "operation & identity"

- processor-memory: Data transferred from processor to memory or from memory to processor
- Load "memory to reg" • Store "reg to memory"
- Data processing: operation "+ - * / %" and, or
- Control: jump or Branch, Call function
- processor-I/O

* Example.

AC → "one register"
 add [100], [200] AC
 add [10]

"AC" من موجود في الذاكرة يكون

16 Hex

1940
5941
2941

300
301
302

memory

300
1940

PC
AC
IR

1940

instruction
↓
Load

PC → MAR
IR ← MBR

[1940] no data
AC: 0000

Step 1

Fetch

940	0003
941	0002

Step 2

300
0003
1940

PC
AC
IR

PC increment

* Slide 12

* Interrupts: ٤٤٤٤

• Polling: ٤٤٤٤ 5ms ٤٤٤٤ I/O use check

• Interrupt: ٤٤٤٤ ٤٤٤٤ ٤٤٤٤

Interrupt Bus 0 → ٤٤٤٤

1 → ٤٤٤٤

* I/O

* division by zero, arithmetic overflow

* exception

* Hardware failure ٤٤٤٤

* Timer

Function to create ISR \hookrightarrow interrupt \hookrightarrow كل interrupt

int 0, int 1, int 2

Instruction "interrupt"

* Slide 14-93

* Slide 15A

"أولوية" priority

* int 0

int 1

① Priority

② Sequential

الأولوية

تسلسلي

500

Function to execute ISR \hookrightarrow interrupt ∇ *

int 0, int 1, int 2 \rightarrow 00E, 01P1, 02P2, 03P3

Instruction "interrupt"

* Slide 14 \rightarrow μ + 200 29

* Slide 15 \rightarrow μ + 200 29

" μ + 200 29"


* int 0 \rightarrow 1 } ① Priority \rightarrow μ + 200 29

int 1 \rightarrow 1 } ② Sequential \rightarrow μ + 200 29

* Slide 16 : μ + 200 29

* 17 - 20 "slide" \rightarrow μ + 200 29

* Slide 21 \rightarrow μ + 200 29



interrupt \rightarrow printer, Disk, Communication \rightarrow Disk

priority: printer = 1

communication = 2

Disk = 3

no Disk \rightarrow Communication \rightarrow printer

① اینجا مچ "user program" 15 sec به حال کار 10 sec
 به 10 sec کار "printer interrupt" 15 sec کار
 "Communication interrupt" به printer 5 sec به حال کار
 به priority آن "Communication" به حال کار 10 sec
 10 sec و به حال کار 15 sec به 15 sec به 10 sec
 به 25 sec کار "Disk interrupt" به 10 sec به 15 sec
 به 35 sec به 25 sec به 10 sec به 15 sec
 به 40 sec به 35 sec به 10 sec به 15 sec
 به 40 sec به 35 sec به 10 sec به 15 sec

* "Sequential" write out priority


Printer → start: 10
 → End: 20

Communication → start: 20
 → End: 30

Disk → start: 30
 → End: 40

* I/O Function

* data و I/O address



address → Cell address
 read → Data
 write → Data

* point to point Interconnect

والا يربط بين نقطتين

* Ch 11 : Addressing modes.

ADD 1000

شوفين 1000 = Constant ?
cpu 1000 = memory address ??
AC = AC + 1000 ??

Addressing mode

• Immediate "Constant"

بعض صيغة Instruction نفسها

• Direct "memory Address" [1000]

• Indirect "memory" "in direct"

→ address 1000
التي القيمة التي جوابها
[1000] address 1000
التي التي جوابها هي address 129

1000	4000
4000	129

نعمل مرتين
للصوري "قوة النظر"
direct
→ address 1000 شو جوابها?
address 4000 هي كمان
بأن القيمة التي جوابها
129

• Register:

ADD R0, R1, R2 reg

• Register indirect

R1 = 1000

LDR R0, [R1]

LDR R0, 4000 ✓

reg
memory address

• Displacement.


LDR R₀, [R₁+2]

• Stack

push R₀

* كذا في الذاكرة "mode bit" في الذاكرة

* Displacement Addressing



A + (R)
+ base
address

Index
reg.

ADD R₀, [R₁+1]

ADD R₀, [Array + R]

base

Index
in
reg.

* note "LDA, STR" are

"mov, Mov" Intel

* Relative Addressing:

Jump, Branch

PC = PC + []

* Instruction length:

Allocation of Bits: - انکسٹرکشن کے بتوں کی تقسیم
Instruction format

- * # of add. modes
- * # of operands
- * Reg. versus memory. " operation " reg of memory
- * # of reg.
- * # of address range.

* وترکینر یہاں اسلایڈز چ 11

* Arm → instruction "same length"

* Relative Addressing.

jump 100 → $PC = PC + 100$

* displacement → (مقررہ جگہ پر جانا)

* Variable - Length Instruction :

Bisc → variable length.

* Add $r_3, r_3, \#19$.

Add $r_3, \#19$. Thumb "اوپر"