Computer organizationENCS2380

تلخيص محاضر ات ابو السعود Ch 1+ Ch 2+Ch 3 +Ch 11+Ch 12

* computer Alchitequire: Didesignaligs price of a * computer organization: still init alt page · Battelig ogsåfed, technology: ofganization . Rept implementation plogramerer. A chiteeture Habarge about . and phone tablets, electionic glasses. I not function + Copter Lise 1 - Eller Ilo menory plasser by * The computer Revolution: pritugues burgh Moores haw the gree Type to do and and detter ut to anerge Selvice " Sans . police of soft and fin and wild when the low asting. had high see nother star, init and in the see of BLUS aserver - horddid and in in server مان جند بن مد ان م من م ن ع مان م م م ان الفي الفي ال Computer: > too loi udent O. jagonelela pulposa variety of stational spill * @ subject to cost 1 performance trade off 26- 10 incours to sieve is alignered strinker th server: · Network based as it a suit . High capacity, preformance, reliability. · Range From small servers to building sized.

* personal Mopile Delice: (p.M.D) - shipnes confider algoniz chips inailes The gras - Batterig opdated. d'1 por witconnects to the internet sinoplo : upstant · Hundrede of dollassi ostinger Danelgor · smart phone, tablets, electronic glasses. 1843 14 Rel operation + miter kn T I to memory prossessor how hats * cloud computing. Autour physics . ware house scale, computers (wsc) poll . Soffware as service " sans" · portion of software run on pMD & a portion Fundin the clouds, is ing ing age lieb 00000000000000000000000 · A maton and Google. mesige bis also En ique 24, 22 Alland a maccas EN fr حلت جست القرافية بالك " حسى حديد عد جرب تلفوند " Leopisi lip 1 200 Cappule: + * Highe level Language & compiler & Assempty. Assempty + Assemblier + machine Language. Machine Language La & prie of Trans i de la Jid a- ACD ist work passed . 5, of 9- 90,0 High Capecty pleformane fetidity. Range Flow small serves to building Sigel

parellel processing view cpu voisites potes preformance is vice in palallel * updefstanding sopre Famancestal2 mil a selig 1. Algolithm . abos poilez : notice said lage "number of operation excuted "I pullim 2. plagramming Language, Compiler, architectule. "number of machine Instruction excuted per operation *3. placesor & menoly system of 160 in thengan " now fast instruction we excuted" 4. I/o syster " including of and anapply i now fast I to operation are excuted" 2tipils pravid * Fight: gleet ideas 1. Design for Moore's law. 2. use abstraction to simplify Pole Je les de les i design 3. Make the Common Case fast con statutes H. performance Wice parallelsin " pip elindinety. . opera protection tribini prediction. junp, casti Pipelindinety. a operio Subjection 5. 11 5. Hierarchy of memory 8. Dependability Via redundancy. control unit registor segure control menority plogfan Application Systen Hardwar Sture software Cpu, memory I/o White high level

Jallalag vi 2000 jano of 19 & Human Architecture compiler - + translates +LL - p mechin Languege. operation system: service code. multilopif. 1 - handling I how so tobage to odrawn " · Managing memory and stolage me 2019 . C Schedulding & tasks Sharing regarder. Compareble on fiel 20 states organization of instation . * " now fast wetfustion we excuted" ploglame cale pro publication notice alt. " HULLED Assemply of Hard ware representation. binary digits asseptier or compiler Encoded instruction 1. Desighter bound light of law * Struchte, spiss prilgniz of waitablide ser & computer, that company it what is menosy topu All Regiesties and control whits extend I/o mary second controlly ortinets . 8. Dependebility Vie fredundedrey. control unit register sequence control memory 19gie tong their I Heroburch Application Schola

تنا أن سعد فاعن عد ترارزمولك مودة بفالماجد الدما عاممه * Multicole computer streetule: actual (IAU): F Hagnet. · Ceneral processing unit · Cafe. & cpulsio filst, ifice i therton rolls · processor. · cpunersi * cache menolypan Mega code 2 [13 juis data & code og 2 in 15 m id 25 maller & faster gone - migolg bolois فالمعطان وسعادا و والنجل متوانفا إزا زادت فلمع لتوغاني per Palmiance up Cache in Ling Cor + Smaller, Cheeper, Hansistor, made Ston Silicon 1055 heart war vacination for sol por 2001 1. Volatile maintimenosyl & stanting x stand loses instruction and data when po ver off 2. Non Volatite seconday monog. 1111 magnitic disk poweroff is potentije . Flach menoger . Hurto botopotat a · optical disk " cD Rom & DUD " a som emend surviged and and Lo end him al ista

Hillehuderkisse aligned & including i wal astron · Communication, resolutionshaling, nonlocal it will of . Local area network (LAN): Ethernet. · wide 1- 11 (WAN): the Internet. . with less network; wifi, Blutooth 3 3 . 180 # History of computers, augo a some 2079 First: Vacuum tubes. G.M." machine Long up " > Cont "inp'one in power sur Vacuum fin Ir mis pero stared program concept, lo zeril, visitiones dei متحترف آغ بعود الآجتري البرنامع جو الكومسوتر بالمعورة أرمعام machine coder az + smaller, cheaper, Hansistor, made from silicon less heat then Vacuum tube control mole complex arithmetic & logic munits of twists ou .. 10500 matter chion and defa when po her off 2. Non volatile seconday memory. 11H sen Eigenbelog and with prive potenties por . C.3 + Integlated alcults. I Gran and deal?. . aptical. disk " and source appli into any 21 منها عدد مراستوصور حدور حنرما لب فيها الراستوستور أعدد معار مول atto

Goldon Moofe: co- Sounde of Intel Observed number of Hansistors - that could be put in a single chip was doubling every year. iqu. grad Total mituppi Conp. pp pettolmance(x) / pettolmance(y) · Ciscs: complex instruction set computer. " Comlex Haldwe "Simple software" "Intel" · Risc: reduced instruction set computor. " simple Hardware" "complex software " of " A m" of notal in 2 271 A 155 C * micro controller p al cpu bbp 15 /10 = L 5 * Ran dais to E sensi] 21 21 A Romp Eils Eight J * Response time: technologipue in How long il takes to do task it longets by as * throughput : the probable inc , mil and all properties " ye - 1 die . Total in alter deals per ownit tim. I have will in it us Long determines system performance. * Replacing the placessor with a faster version? . c. pu time. * Adding make processionized ing hoge mit + Discount: I to time, atter job's shafes For the protogen to mit up low as 20 group + minus

* Relative per Bolmanse somo? - a ni InDefine per tomance = noticenal 1. To solum bourgedo a Single chip. and a cution Fing every year. 194. grick is gontime faster than y" performance(x) / performance(y) explait xate Excution Time (y / Excertion find x) = no2i "Simple software" "Intel" Risc. Reduced instruction set computer granitate the duche" time taken to rund la "programites xelance" . 10 son A, 15s on B Excution firm B'/ Ecution time Al Ala Dim + 15 /10 = 1.5 = so A is 1.5 fime fasta than Ba nog Fider 7 clif gano * Measuring Excution Time. * Response time: . Elapsed time to ab at what lipsion work + Total response time, inclouding all aspectant processing I 101, 05 overhead ridle time * petermines system performance. Sousilou 1. See the way the placestor will a lasta valsion ? · Cputime. cpu ou so " - Way" * time spent processing a given Job mills A Discount: I to time, other job's shares + complises user you time & system a put time

* different programs are affected differently by Cpuß Clock Rate : chak agained and an interesting a galety (A) setter specied and cycle = (1) 2012 X2012 = 105 X 2 GHz = 20 X10 2 GH Clock fate. "Hz" * clock period ; duration of a clock cycle " S" 4 clock, late: cycles per second Hz" Flequanicy and allow 1/20 · (Leta) * 12 con con 2 con " et dital " Cpu time = cpu clock cycles * clock cycle Time = Cpu clock cycles X Clock rate .- ale the performance improved by. 1. Reducing number of clock cycles. 3. Hardware designer must often Hade off clock. Fate against cycle pocountrel two withittens + * Example: computer A: 2 GHz, los cputing Designing computation Britan 200 201242 201004A . Aim Por 65 . . april time . . 9 65 we shi Joli i and su 19. can do Thister clock 3 but Themses 11.2 to block cycle How fast miet comp Be clock Bester A

+ different programs are affected differently by cpus - Clock Rate = clock cycle (B) = 1.2 × clock cycle(A) (B) 65 Cpu time Clock cycle (A) = cputine A clock Rale (A) = 105 × 2 GHz = 20×10 $1.2 \times 20 \times 10^{9} = 24 \times 10^{9} = 1140 \text{ GHz}$ $65^{\text{H}} \cdot 5157 \text{ (bot)} = 1140 \text{ GHz}$ clock fate: cycles per second " He" * clock cycle = Instruction county X cycle per methodian "Loted der " de of con sussi et Elaters liver und mit of contraction to the light such safe anil up 2012 gula (shart opcarle) clock cycle. =. 200 pont X cycle by instruction of formance it is and by. (5) cpu time = Instruction count & cpu x clock cycle time = instruction count & ocppontroston Hardware degisting patiente Hade of clock * Instruction count for a program. design soule filles petermined by program, ISA, Compiler. 5- I ELO RIBCHA JAST + Instruction count. * Average cycles per Instruction. petermined by cpu hardware. Rise - p if dialiferent instructions have different of pl Average CPI affects by instruction mix

Uploaded By: anonymous

Clock agale time "Rate" technology we were so design me vip = (cplin x instruction country) 11 = clock cycle Example 1=1 town withuilton computer A: cycle time = 250 ps, CPI = 2.0 · computer Bi cycle time = 500 ps, Cpl = 1.2 Sam ISA Hardwale vier > instructione vier which is faster, and how much? 19 cpu time . and la light tout a biller cputime = Instituction courses (A) = IX 2.0X 250 ps (A) = Instruction count X cycle time a = IX 500 ps + A is fastered T. AG. (Despitent Cputime = IX 1.2 × 500 = IX BOO pr CPutine B = "IX+600 2 = 1.2" . 1992. cpu time A IX500 2/212 Abad EXC+ CXA is Arster than B by ¢12 -CPu deit AUg. CPT = 10/5 =) & Kig. * if different instruction classee have take different numbers of cycles & clock cycle = E cply & problection to countil i Stitle duelles in Til pro P = EXI + Exi + LXH = Hvy & 916 = 1.5

meightel duelage cpl a star reizel cp1 = clock cycle = [[cp1] x Instruction counting instruction count Cycle has a 250 ps i g pl = 2 19 2 1900 = and stop 29 Relative en in monthalleri of in derbut 621 on Stegnorey. & CPI Examples and low start i Alternative compiled sequences using methodions in classes A. B. C. time = Instruction countr Xu. Cy cle fine B class 29028 x 9. CAX TE B (A clock we and CPI Sof closs I + 3 2 Instruction I C in seq. 1 2 19 Die XINT - Sey 2 1 C/4X 7 · Seg 1 : IC = 5 "2+2+1" - gritugo clock cycle DOZXI A mit my 4 = 2x1 + 1x2 + 2x3= 10 Aug. CPI = 10/5 = 2. Race diffecer payledion classes have lake differen · seq 2: IC== 6 1" urt (+1") ? ~ ~ ~ clock cycles ~ pisco = 4x1 + 1x2 + 1x3 = 9 Avg (in ~s) Avg = 916 = 1.5

* performance. Summary. Instruction × Clock Eycle × Seconds program Instruction ; clock cycle + design cpm technology Performance depende on: · Algolithm: affects 1c, possibly CPI · programming language : affects Ic, CPI . compiler: affects Ic, CPI, . Instruction set adchitectule ; affects Ic, CPI, Te cpu - altre - 1/25 * power Trends * 2 in 1 CHOSI IC technology. power = capacitive load × Voltage 2 × Frequency * xoizolten [thenele + 0 6 + 5V pitver x loco * Reducing power mentaly. · suppose a new you have suiting an sci 85% of Capacitive loal of old copies cs. 15% Udlage and 15% Plequency reduction. 27 27 27 27 225 5011 Prew = Cold X 0.85 (Vold Xo.85)2 X Fold Xo. 85 Pold Ideath Cold X Void X Pold. = 0.854 - 0.152" C

* The power Wall we can't reduce Voltage further. * ch 12. characteristics pande of unetions The -alfilap/4 Ig I saddres atteets 19 . B operation: Sul & Lioperandez 1.6 oper 1-15 y is who into the Op Code. " data " 4 bits ou Instruction. رها 36 induction - 6 bits and 21 not bits me t que que la potroi x min deputione oper= 200 novembry 10 -> 2 10 -> elements] bit memory. instruction Addres memory. 128 MB Filo 5 address Cell = 32 bits instruction. $128 = 2^{27}$ 2 27 225 cells - p memory posice 32, bits 10= 4 - (38.0x b/0+3 28.0 blo? addres Field & 15 2 5 - p bit 2 (2) Cells, 38.0 memerly 510 218 × 2 = 219 5 Byther ...

A+B - (m5é) in par a lopo 1 AB+ > post Fix expode-1 + AB > prefix * types of upstanden: indistation properties address - Cheraeters - Munder-Logical Det difers 10 20 10 ?? 9-1 Asci code address 10 23 (10 alt 10 1 to 5262 =10 8 -100- 55 . - 8. A. Bull . 2. Mply 7. D. E P (Tous) 7 * Single - Instruction - Multiple = Date Jak .s "SIMD" Data types, t. KNig H 1 instrection on * Almino gona 8 byte 16 halfword . 32 + tord.) - 8.A . K Byte 3 Byte 2 - 70 Byk 1 Byte O Byte 2 Pyte Byte E-bit=0 E - bit = 1

Byte Byte Joi 7 STR Ro, IlooJ ve Romo B Jijo STR Ro, IboJ menory alilles 100 us Regide I Valip Add 100 1001 production to 100 the longit of move plikook, constant pRlocal o menorgo R 1 neve Ro, 1 spersois por port = -1 mois RI,0 000 Limporto ZFlag=0 Sub Ro, R, Ro R, -Ro BZ XYZ junp if ZFiag = 1 "blach" skip[= ,]] O xyz de , ? 3 xyz stF Ro, [loo] * V. Source 1) no sade (+LDR Blo- Erooje) 2. destination ved 15001 EW destination 30 Data Data Tous délibrision de Lion Stilb (0, Etoo) & typig film byte. Junio 7 1901 1910 LDRH Ro, ElooJ => 16 bit "Littigh" LDRL Ro, Elous => 16 bit "1 Low

I/o data Filel 2 register 32 register 5 bits in indirection . Constant bits se fisct U.ST. Register us pour légister = 2 24 registeren 5thits to planen a se curpo register KK memoly. in unb tid ! tits operation + 8 operation 24. register Constant 5 12 5 bits -> 0->31 un signed. su this a S c+ 2012 190 Pott <- . Clister Parge 25 5 bits - 24 - 24 I Isigned. -22-22-1-1 = register = # of register = +12 = 011000 -12 = 2410 2000 2° complement. tid 1 - alren by - 512 - 511 - Lo bits py + 2 20 - 2 => 9= n-1 (1+3+2) - 58 = n= 10. ztid of Refrence. Refera opcode Inst ruction + 1 4 bits w/ 6 bits 6 bits -16 bite_____

Ritample :- Detzippi moide S2 DALEO SE menofile contrad 19 ope oper zu ilid _____ 32 bits gented 1.c.+ 1) - only register 2 - memory or constant. I bit is wing to man it is in the * support 48 operation ¥ 24 register 24 rid of banpizon 15+0 1-21id d the propriode => # of operation = 2" . bangi 24 8 == 2 2 - 1 did a 1_ n= 6, bits-(D-p register => # of register = 2" 240+102 5 51+ . honolone i's nast tits = c1-* mode = 1 bit - 512 + 511 - 10 bits pit D = 32 - (6+5+1) 1-1 - P <= #P# 5- * 999999999 = 20 bits . 01 . BER = etido 20 Xild = IMBINH

Uploaded By: anonymous

= 2 26 # of bits in filed 2 * (2pil28) 14B de la voite te angen de seberge. Cell = 16 bits 20 manual 10 + capacity of memory: 128 MB = 128 x 2 20 27×220 = 227 Byte # Cell = 16 bits = 2 Byte in 1 Byte = 8 bits 2²⁷ Byte be 2²⁶ Cell # of address Buss = 26 bits # of address = number of cell = length of in manory MAR B.A.H VIG S.A.K Mak 8.9 8.0 G. R. GOB

halit is stid to the " Of HT. + Instruction Representation. 1. opcodes are representation by abbie Viations. called mnemonics stid 21 = 1190 of the structions types : your to pring of the os conte at pass 2122 1. Data placasing. " 1/8- 4 *" 2/12) = 112 2. Data statage .: 188 1 2 3 3. Control o pris " if statementing " 4. Data meddment. "The syme we der style a It of address Rug = 26 bits O Turce - adderes instruction with ? to Mars! SuB y; A) Blour bisdos B+A' geol us AAM ADD- Y.A,B distanchismon y 3 Y, A, B JR A+B Div MPy y.A.B asil 7 @ Two address inetimetion 2222999393 SUB A, B A ? USI DO B, A 281 Mov A, B AJRB - move B in A ADD A,B 3 one udlikes instruction ADD C

Local D Adl register us memogradies stor y Sub = div · Multo 1 - increment. Inc c Stary + y & Ac ision of sur glad, construct, const X- X + A-B 100 C+(P++E) memory, ADD, AVP, SuB, div B Tos 5 1. SubyA,B (Tos-1) op Tos A (Tos-1) F 2. MOLT, D, E B-A 3. ADDK, CT 4 DIVY, y, KGH abo AB+ push A, push B, add. + AB لافت الر pughA * y . AB- CDE + + 1 Push B stack. 2 er Sub I Push D Push E 15 as whi Mil-POPY Mappel push c Add

A+B - (m5é) in par a lopo 1 AB+ > post Fix expode-1 + AB > prefix * types of upstanden: indistation properties address - Cheraeters - Munder-Logical Det defens 10 20 10 ?? 9-1 Asci code address 10 23 (10 alt 10 1 to 5262 =10 8 -100- 55 . - 8. A. Bull . 2. Mply 7. D. E P (Tous) 7 * Single - Instruction - Multiple = Date Jak .s "SIMD" Data types, t. KNig H 1 instrection on * Almino gona 8 byte 16 halfword . 32 + tord.) - 8.A . K Byte 3 Byte 2 - 70 Byk 1 Byte O Byte 2 Pyte Byte E-bit=0 E - bit = 1

Byte Byte Joi 7 STR Ro, IlooJ ve Romo B Jijo STR Ro, IboJ menory alilles 100 us Regide I Valip Add 100 1001 production to 100 the longit of move plikook, constant pRlocal o menorgo R 1 neve Ro, 1 spersois por port = -1 mois RI,0 000 Limporto ZFlag=0 Sub Ro, R, Ro R, -Ro BZ XYZ junp if ZFiag = 1 "blach" skip[= ,]] O xyz de , ? 3 xyz stF Ro, [loo] * V. Source 1) no sade (+LDR Blo- Erooje) 2. destination ved 15001 EW destination 30 Data Data Tous délibrision de Lion Stilb (0, Etoo) & typig film byte. Junio 7 1901 1910 LDRH Ro, ElooJ => 16 bit "Litigh" LDRL Ro, Elous => 16 bit "1 Low

Copy ju I'm gito now a menoly no ostral 250 Stack * un signed for carry 1001 9 1110 14 + * signed in over flan 10111 23 Centry. Isphobin Carry flag. Cally Flag = 1 € over Flow vie vie Carry 100 151 × un signed. · 1900/00 -* signed. 0 1001 - 7 0111 25c 1110 to - 2 0010 250 110 هاي جنع دالجاب لدرم ٩ - حي 2 الحال لدرم ova flow=1000 p-010 Over Flow = 1 is mer (+) elected (+) in a con are 1's * -1 (+) // 11 11 -- -- (-) -- 1 × over Flow or's paris عمر جراها * shift Right cerry Flag * shift left & they مواها Logical Usus Cally + eld bit ini

* logical > un signed linear shift. * Alithmetic + signed 5 miles Alithmetic Right Shift. S que con cares Signel bit ilan tid anes with cip **F** 0 15 Alithmatic Left shift 5 MS n'LLP PLEO cip فدد جنتمز ت over flow mes بالجنرى الرقتم بحبر العدة تقل الرقم وعدي لعبر ماكا كمامه وهور تقريب Rotate. 12 + 0001 0010 BCD 7 + Conversion 0000 1100 * Transfer & of conflot .. jumps Conditional. Lo un conditional. Hug Tels

* Examples of shift and Rotate operation. REPERENCE C 00010103 10100110 Logical fight shift 3 bit - 3 bit ceipilin carry = 1 - registed per bil 1011 0000 10100110 Alithmatic left shift 3 bit 10100110 + 10110000 Jeus 10 F en inpliful visite + 10 an E _____ 10100110 Althematic light shift 3bit 1110100 10001010101010 عدان مان عنى 1 من 111/0/00 0 * Conversion : ex: convert from decimal to binary. BCD . 12 8 bit 0000 1100 Hex 8 bit 0001 0010 12 BCd

BCD - DILL STY bits I the digit of ood 599 Addless Deven * input & out put a line and Jelei con Eulo" memograpies, instigues direct the 108 5U * Transfer of Control : Sequential ser in ai doil ب التربيب و بعد من (Instruction محد تبقير الاس ا pre-se- vie ex: jump, Branch "ined" and g un conditional -> true . [2] Conditinel - Ling und ila o فيرجناهاد * un conditional ولك تتعلى ?. و يعلى كل دير * Skip " rpaine * Conditional BR 100 Here is bit upie i vois page false 1:1 un conditional 5 ; de " skip p. 6" sequential Conditions Flag 00 ef, zf, of, s له هل في والمع ادا آ دا = 1 over flow 4 0 and to 2f=1 Lo (-) asil 131 SF = 1 SF=0 (+1 1)

BRZ200 MersBlanch dest Fz=1131 900 Address 200 next instructionines while " pc = 6. The all salt & En pc = pc + loo " DR 100 " PC = pc + loo " pc = pc+ displacement. pc = address it a motion * Call Function. " plocedule Call" Call Function siens and "push" je will perfort stack no pop wie " pop" K BRE RI, R2, 235 pol? and the if RI equal R2 " BR 235" * Call procedere" 25 5 Memola 7 OP

pc push on stack " ==== call == w!" PC = Emenoig) (et p Jeupop stack pc = pc = and in [4000 ----····· / push 4601 4101 -4100 Call procl _ pc=4101 4101 -Stack PC= 4500 -+ pc = 4501 4500 Tubol 5 + PC = 4601" "Push on stack" 5 4600 Call proc 2 4601 procl pc=4800 4650 Call ploc 2 4651 PC-2 4 800 ploc2 pato pla -> pop pc "pc = 4601" Return. EROT RI . 12 " ato any ent of X 86 -> cpu " 0000000

* ch 3 ° memory read irei I 10 - Fead pris residi 10079 1102 + white mulsare 1014 4500 Cput Cells _ lengthine Address bus a cell 4 600 Call place 1 de p # of addless. 6-29-12019 46to call place 464 Address bug : address JI will in ser is Control bus. r, w conders well asso read write . 508 H Data bus: vesta fill well and memoly no si cpu Return mer EROJ, RI 150 Add 150 R, The po memoly up + 22 + MAR: menoly address register. 2025 juis soor inporeg us p, he address bug

y iv long we i liste on go Cyloniam tig i tell dittel eddres bus es 25 min cing MAR we 8 line. " den bus" 2° cell = Jand, comp 400 1-157 0 210 = K = N 20 230 = G 240 - Th. * MBR memory buffer register Data Bus Data Bus = Cell length. * ITO AR : II 10 9 addreg fegister I/o legister 25 guns addless bus 512 & I/OBR; I/O Buffer Register algos T -k I/o legister le 25 mins Data bue ria * pc = ploglam county next instructions add locio * IRE Instruction Register 19 A" PC MAR a mordenistical add me, sein le IR, MBR a But the Eld, Exmendique

* pc: outo incorrect note in the 200 ANN Fetch cycle Exenter cycle Fetchnest Excute HALT Instruction Instruction 0 20 Cho, Eisaspe 230 * action categolies " operation a verienty" 040 · plo cessor - memory. Data Hanstarred from plocessor to menory of from menery to processor · Load " memoly to feg " 1 . Stole " leg to memoly" · Data processing: operation "+ - + / 1/" and, of-· control : jump of Branch, Call Function · processor - I los al solar of a * Example, ptage officer of 1 22 and A crow onder legister og attes all add ElooJ, E200J AC matily vis add Eloja seture agong 29 ۱۹۶۰ 90 and deget able 42. "> A" HAR a returned for all ABR , RUE

16 FLiest Hex J. U. Jamohn KI, AZT 1940 meiliction 300 PC 1940 300 AC anol 5941 301 menoly. pc MAR pE940 J ro data Irol IR + MBR Ac , shell bo stepl Fetch 300 PC 940,0003 0003 Ac 941 0002 1940 JR Step 2 PC J inclement Jusi pilk * Slide 12 Par & Interrupts: 22pies · polling : de vere 512 even so : prillog . I 10 oks check • Interript. Interript. 10 2) 3 2-1 5 7 mp upou Intellupt Bus a de des sile Jan 1, Indellupt Jos \$** I 10 interret & divison by Zero, aritmetic over flow * exeption 5 * Hardware failure just US * Timer CE

function to exate ISR Winterrupt JE * int a, intro, 1 1nt 2 9 008 OHPI Instruction "interrupt" 14 03 C. C IT OPP/ Cos 2941 * Slide 140920 rust and 29 & Slide 15 Prophylic 197 الموادرية "المتجديم فعا" * into into Jep J wiei Oploi ality. de mouli int 2 Jep J wiei O Sequential Apoli il orling مرنعاو 1940 IR Ford Angland C Slide 12 · 19. Delat The gli tallet stelligh Bus of the sal to all by 11 1 12 Zelo altractic ast 1 --214, 12 1° exection_ -

function to exate ISR Winterrupt of * OP PI into, inter into 14 21 Instruction "interright oppil so * Slide 14120 root Rop 29 2000 paper 1 91 & Slide 15 しっちょういう うりょううろうし Itan iste Optointity & into JAP chiej م الم بالذرل م بار (2) seguantial slide 16 : Officel 2 slide" al part of part 1 Silde 21 110 t=0 1=10 × E=40 t= 25 Communicitio 3 b plinter 35 use plog a intellapt printer, Disk, Comminication Disk Disk printer=1 Velsnice10 see proidity.: printer=1 Velsnice10 see pisk =3 Pisk = 3 instruction . Je, no Disk 7 Comminder 7 plinter

10 sec is die - 15 "user program" zo ivi O 14 15 sec is " printer interrupt", 10 sec inc vier 5500 to and 1 plinter in " com initiation interrupt low blie cels zon " commiction of priviority it in 2.5 = 10+ 15 view 15 me cies " 10 sec 78, 10 veter 10 10, Disk manpt up t=25 -12: 5 sec les dips printer sis zen 35 = 25+10 V Sequential " whith out project of one line of the plinter start: 10 Le End: 200 10 10 0 20 112 4 Communication, - + Start: 20 End: 30 Disk, + start: 30 End: 40 * I/o function as apple 1 + data 1 Trei Line addles W! is I/0 U address of Cell address read - autor Datane elpin Memory white - aip 12 ml Data 11 Data

A A A A A A A * Capacity of memoly = 256 MB 1/0 * Cell = 16 bits Aderess pus = ?? AA 256×220 = 1 . Byle 1 cell = 2 Byte. width to for cells = the del and NA Width of Data \$128 M cerls = 27.20 E E * MBR = width of data = 2²⁷ cells + MAR = length of addless Addless bus= 27 bus -6 e * Address bus in memory of Address bus in Cpu -TTTTTTTTTTT * Slide 25-0 العريفات & slide 26: 05: 1012 and * Data Bug = 32 = one access we read 32 bit => 64 = 1 2 = 64 bit are 4 in un performance al alie anive and un and ing pai data * Addres Bus. ditanit. cpulse de la vil memory poso us à i + determine the Maximum possible menoly copacity of the system.

& point to point Inferconnect mine 'en o's

Uploaded By: anonymous

* Ch II : Addressing modes. TS+, 87, 09 991 ADD 1000 lo ieo o lo view 1000 = Constant ? Addressing mede cpu?? 1000 = menorg address ?? Ac= Ac+1000 ?? I sus an ande bit ling the same and the • Immedate " Constant" Gune Instruction oup on sie - Difect "memoly Address" E 1000] - Indifect "memoly "in divert" address 1000 cris gen (g) + Goperand lasp wi Swell inthe man index [1000] addless 1000 rds cori bound "The address we also wil well نعل مرتب sessal م بروج علم 000 - و مواها؟ 1000 4000 Where " achilis " and a salv Robba 1000 -Lot so we kneed if dilect 4000129 20 129 Relative Holdrogina ! · Register: -ADD Ro, Ru Rz (eg couls & 3 -660 · Register inditect Tiojo Ry=1000 memoly addless 2 LDR Ro, [R,] LDR R., 4000 -

· Displacement. LDR Ro, ER, +27 · Stackingeld pugh Ro - " us up " mode bit Lisp to jus cus × without level level * Displacement Addlessing R, 1 sebase address Basert ADD Ro, ERI+1] i de j A + (R)index APD Ro, EAMay + RJ regiment base of index inder memoly. addless and the state # note " LDA, STR " alm "mole, Mou" +Intel * Relative Addressing! June Blanch dépaisse pc=pc+L John in a good of A * Instruction length : 5- jusy ref als lo la F.97. 8 901 n I DR Roitan

222222222222 Allo Cation of Bits: - 12 cid Ul Visiti Instruction for I per * # of cold. modes * # of operands * reg. Versus memory. " operation zoublets Ze Dull reg of memory * # of reg. * # of address range. ---Slides are chill in this she wind y -& Alm - o instruction "same length" * Relative Addressing. Jump 100 . > AC= AC+100 & displacement in sure deal me hand JX Valiable - Length Instruction : Bisc - Natiche length Adl. 13, 13, #19. * Add rz, # 19. Thumb " pipip"