# ENEE2360 Analog Electronics

T9: Field Effect Transistor- FET

Instructor: Nasser Ismail

-

### FET Vs conventional Transistors (BJT)

#### **Advantages**

- 1- High input impedance; ~100 M!
- 2- Fewer steps in manufacturing process.
- 3- More devices can be packaged into smaller area for integrated circuit IC


#### Disadvantages


- 1- Low values of voltage gain.
- 2- Poor high frequency performance.
- 3- Sensitivity to Electro-static Discharge (ESD) and special handling is required.
















Instructor: Nasser Ismail.com Summer 2020-2021 Uploaded By: anonymous





ID = f(VGS)

D
IDS=ID=

VGS

VGS


S

WWST

YEVE

of Gall


Uploaded By: anonymous





#### **N-Channel JFET Operation**


- As VDs is increased towards a value VP (pinch off voltage), the depletion region is widened and channel width is reduced increasing resistance to ID and the two depletion regions will appear as touching each other


-These two effects result in ID being kept almost constant




















## **Summary: Pinch off voltage:**

- ✓ The voltage that cusses the depletion region to touch and close the channel is called pinch off voltage
- ✓ For the n-channel JFET to be in the pinch off region:

$$V_P < V_{GS} \le 0$$

$$|V_{DS}| > |V_P| - |V_{GS}|$$

 $|V_{DS}| > |V_P| - |V_{GS}|$ For the p-channel JFET to be in the pinch off region:  $|V_{DS}| > |V_P| - |V_{GS}|$ 

$$|V_{DS}| > |V_P| - |V_{GS}|$$

$$V_P > V_{GS} \geq 0$$

End of L16

L17 10-8-2021


# Common JFET Biasing Circuits


- Fixed-Bias
- > Self-Bias
- Voltage-Divider Bias

JFET

 $\bar{I}_{D} = \bar{I}_{DSS} \left( 1 - \frac{V_{eS}}{V_{S}} \right)$ 

G





Example


$$V_{GS} = V_G - V_S = -1.5 - 0 = -1.5 \text{ V}$$


Assuming JFET is in pinch off region


1)  $I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$ 
 $= 10 \text{ mA} \left(1 - \frac{-1.5}{-4}\right)^2$ 
 $= 3.9 \text{ mA}$ 

2)  $V_P = -4 \text{ V}$ 
 $V_{DD}$ 
 $R_D$ 
 $R_D$ 
 $R_D$ 
 $V_{DS} = 10 \text{ mA}$ 
 $V_D = -4 \text{ V}$ 
 $V_D = -4 \text{ V}$ 

= ID RD+ VDS -> VDS = 16 - 3.9 mA X 2K









ENEE2360


BZU-ECE


Solution  $V_{GS} = V_G - V_S = 0 - I_D R_S = -I_D R_S = 0$   $V_{GS} = V_G - V_S = 0 - I_D R_S = -I_D R_S = 0$   $V_{GS} = V_G - V_S = 0 - I_D R_S = 0$   $V_{GS} = V_G - V_S = 0$   $V_{GS} = V_G - V_S$ 




 $X I_{DI} = 14.7 \text{ m A} X > I_{DSS}$   $I_{D2} = 3 \text{ m A}$   $V_{6S} = -I_{D} \times R_{S}$   $= -3 \text{ m A} \times 0.6 \text{ km}$   $V_{6S} = -1.8 \text{ V}$   $I_{D} = 3 \text{ m A}, V_{6S} = -1.9 \text{ V}$ 









### **Voltage-Divider Bias Calculations**

$$I_G = 0 \text{ A}$$

 $V_G$  is equal to the voltage across divider resistor  $R_2$ :


 $V_{GS} = V_G - I_D R_S$ 

$$V_{GS} = \frac{R_2 V_{DD}}{R_1 + R_2} - I_D R_S$$

The Q-point is established by plotting a line that intersects the transfer curve.


VGS = VG - VS = VG-IDRS


$$(2) \cdots \qquad I_{D} = I_{DSS} \left( 1 - \frac{V_{GS}}{V_{P}} \right)^{2}$$



Vs=IDRS -> ID=VS

- if Vs was known





VGSQ

1.54

VGS


#### **Voltage-Divider Q-Point**

Plot the line that is defined by these two points:


$$V_{GS} = V_G$$
,  $I_D = 0$  A

$$V_{GS} = 0 \text{ V}, I_D = V_G / R_S$$

Plot the transfer curve by plotting  $I_{DSS}$ ,  $V_P$  and the calculated values of  $I_D$ 



The Q-point is located where the line intersects the transfer curve



$$I_D = 18 \text{ mA} \left(1 - \frac{-4 + 1650I_D}{5}\right)^2$$

 Solving the quadratic equation and finding its roots yields:

$$I_{D1} = 4.7 \text{ mA}$$

$$I_{D2} = 7.4 \,\mathrm{mA}$$

both values of  $I_D < I_{DSS}$  and are possible solutions

 $\Rightarrow$  so we verify value of  $V_{GS}$ :


$$V_{GS1} = -4 + (4.7 \text{mA})(1.65 \text{ k}\Omega) = 3.75 \text{ V} < V_p \angle \text{ correct solution}$$


$$V_{GS2} = -4 + (7.4 \text{mA})(1.65 \text{ k}\Omega) = 8.21 \text{ V} > V_p \times \text{wrong solution}$$


ENEE236


3

o L Vas L Va











• Due to this the input resistance of MOSFET is greater than JFET.





## Operation, characteristic and parameters of DMOSFET


## **♦** <u>n-channel DMOSFET</u>


- On the application of  $V_{DS}$  and keeping  $V_{GS}$ =0 electrons from the n-channel are attracted towards positive potential of the drain terminal .
- This establishes current through the channel to be denoted as  $I_{DSS}$  at  $V_{GS}$ =0 .
- If we apply negative gate voltage  $(V_{GS} < 0)$  the negative charge on the gate repel electrons from the channel . The number of repelled electrons depends on the magnitude of the negative voltage  $V_{GS}$ .
- The greater the negative voltage applied at the gate, the level of drain current will be reduced until it reaches zero ;  $V_{GS}$ =  $V_P$ .


























## Operation, characteristic and parameters of EMOSFET

- On the application of  $V_{DS}$  and keeping  $V_{GS}$ =0 practically zero current flows .
- If we increase  $V_{GS}$  in the positive direction the concentration of electrons near the  ${\rm Si}O_2$  surface increases ,
- At particular value of  $V_{GS}$  there is a measurable current flow between drain and source ;  $I_{DS}$  .
- This value of  $V_{GS}$  is called threshold voltage denoted by  $V_T$  or  $V_{GS(TH)}$
- A positive  $V_{GS}$  above  $V_T$  induce a channel and hence the drain current  $(I_{DS})$  by creating a thin layer of negative charges (electrons) in the substrait adjacent to the  $\mathrm{Si}O_2$  large .









End of L18
such

L19 12-8-2021








$$L_{D} = K_{n} \left( V_{GS} - V_{T} \right)^{2} \Longrightarrow L_{D} = L_{pss} \left( 1 - \frac{V_{GS}}{V_{P}} \right)$$


$$\uparrow \qquad \qquad \uparrow$$


$$EMOSFET \qquad \qquad DMOSFET$$














## [t1-t]

