


## ⊕ Asynchronous Sequential Logic

- In synchronous sequential circuits, the change of internal state occurs in response to the synchronized clock pulses. Also the memory elements in synchronous sequential circuits are clocked flip-flops.

- In asynchronous sequential circuits, the change of internal state occurs when there is a change in the input variable <sup>because</sup> ~~state~~ ~~Asynchronous sequential circuit~~ these circuits don't use clock pulses. Also the memory elements are either unclocked flip-flops (latches) or time delay element.

- One of the applications of asynchronous circuits is when the speed of operation is important such that the digital system must respond quickly without having to wait for a clock pulse.

⊕ The following is a general block diagram of Asynchronous Sequential Circuit




7

- When an input variable changes in value, the secondary variables do not change instantaneously.
- In the steady-state condition,  $X_i$  and  $y_i$  are the same, but during transition they are not. The system is said to be stable when it reaches the steady state condition where  $y_i = X_i$ .
- For proper operation, the circuit must reach stable state before the input is changed to a new value.
- Fundamental-mode operation assumes that the input signals change one at a time and only when the circuit is in a stable condition.

## ⊗ Analysis of circuits with feedback

Ex.



① The first step is to get the excitation variables as a function of the input  $x$  and secondary variable  $\Rightarrow$

$$Y_1 = xy_1' + x'y_2$$

$$Y_2 = xy_1' + x'y_2$$

② The next step in the analysis is to plot  $Y_1$  and  $Y_2$  functions in a map

|           |     |   |
|-----------|-----|---|
|           | $x$ |   |
|           | 0   | 1 |
| $y_1 y_2$ |     |   |
| 00        | 0   | 0 |
| 01        | 1   | 0 |
| 11        | 1   | 1 |
| 10        | 0   | 1 |

map for  $Y_1 = xy_1' + x'y_2$

|           |     |   |
|-----------|-----|---|
|           | $x$ |   |
|           | 0   | 1 |
| $y_1 y_2$ |     |   |
| 00        | 0   | 1 |
| 01        | 1   | 1 |
| 11        | 1   | 0 |
| 10        | 0   | 0 |

map for  $Y_2 = xy_1' + x'y_2$

③ The next step is to get the transition table. The transition table shows the value of  $Y = Y_1 Y_2$  inside each square

|           |     |    |
|-----------|-----|----|
|           | $x$ |    |
|           | 0   | 1  |
| $y_1 y_2$ |     |    |
| 00        | 00  | 01 |
| 01        | 11  | 01 |
| 11        | 11  | 10 |
| 10        | 00  | 10 |

$y = y_1 y_2$        $y = Y_1 Y_2$

④ Then, the entries in the transition table where  $Y = y$  are circled to indicate stable condition. Uncircled entries represent unstable state

⊗ The transition table can be presented in the form of state table in synchronous circuit.

| Present state | next state              |                         |
|---------------|-------------------------|-------------------------|
|               | <u><math>x=0</math></u> | <u><math>x=1</math></u> |
| 00            | 00                      | 01                      |
| 01            | 11                      | 01                      |
| 10            | 00                      | 10                      |
| 11            | 11                      | 10                      |

- note that each row contains a next state which is similar to present state, otherwise the circuit will be unstable for that state

- total state is a combination of internal states and the input  $x \Rightarrow$

the circuit above has 4 stable total states

e.g.  $x=000, 011, 110, 101$

|    |    |
|----|----|
| 10 | 00 |
| 10 | 11 |
| 01 | 11 |
| 01 | 00 |

### ③ Analysis with flow table

- A flow table is similar to a transition table except that the internal states are symbolized with letters rather than binary numbers.

|   |     |     |
|---|-----|-----|
|   | $x$ |     |
|   | 0   | 1   |
| a | (a) | b   |
| b | c   | (b) |
| c | (c) | d   |
| d | a   | (d) |

flow table

4 states

1 input

no output

(X)

Ex:

|   |            |        |        |        |
|---|------------|--------|--------|--------|
|   | $x_1, x_2$ |        |        |        |
|   | 00         | 01     | 11     | 10     |
| a | (a), 0     | (a), 0 | (a), 0 | b, 0   |
| b | a, 0       | a, 0   | (b), 1 | (b), 0 |

This is a flow table for circuit with 2 states, 2 inputs and one output

④ primitive flow table: is the flow table which has only one stable state in each row

- If  $x_1 = 0 \Rightarrow$  circuit is in state a (output = 0)
- if  $x_1 = 1$   $x_2 = 0 \Rightarrow$  circuit is in state b (output = 0)
- if  $x_1 = 1$   $x_2 = 1 \Rightarrow$  circuit may be in state a (output = 0) or in state b (output = 1)

④ If the input changes from 01 to 11, then the circuit will stay in state a.

if the input changes from 10 to 11, then the circuit will stay in state b.

(as we assume that in fundamental mode only one input can change).

④ In order to obtain the circuit described by a flow table, then we must assign the states a binary value. This will convert the flow table to transition table.

$$x_1 x_2$$


| y | 00 | 01 | 11 | 10 |
|---|----|----|----|----|
| 0 | 0  | 0  | 0  | 1  |
| 1 | 0  | 0  | 1  | 1  |

$$y = x_1 x_2' + x_1 y$$

$$x_1 x_2$$

| y | 00 | 01 | 11 | 10 |
|---|----|----|----|----|
| 0 | 0  | 0  | 0  | 0  |
| 1 | 0  | 0  | 1  | 0  |

$$z = x_1 x_2 y$$



## \* Race Conditions

A race condition is said to exist in an asynchronous sequential circuit when two or more binary state variables change value in response to a change in an input variable.

for example, if state variable must change from 00 to 11 when changing the input  $\Rightarrow$

00 - 11 equal delay

00 - 01 - 11 second variable is faster

00 - 10 - 11 1st 11 11 11

If the final stable state that the circuit reaches doesn't depend on the order in which the state variable change  $\Rightarrow$  the race is called noncritical. otherwise, the race is critical.

For proper operation, critical races must be avoided.

Ex.

|                               |    | x  |    |
|-------------------------------|----|----|----|
|                               |    | 0  | 1  |
| y <sub>1</sub> y <sub>2</sub> | 00 | 00 | 11 |
|                               | 01 |    | 11 |
|                               | 11 |    | 11 |
|                               | 10 |    | 11 |

Possible transitions

00  $\rightarrow$  11

00  $\rightarrow$  01  $\rightarrow$  11

00  $\rightarrow$  10  $\rightarrow$  11

$\Rightarrow$  total stable state

Ex.

|                               |  |    |    |
|-------------------------------|--|----|----|
|                               |  | 0  | 1  |
| y <sub>1</sub> y <sub>2</sub> |  |    |    |
| 00                            |  | 00 | 11 |
| 01                            |  |    | 01 |
| 11                            |  |    | 01 |
| 10                            |  |    | 11 |

possible transition

00 - 11 - 01

00 - 01

00 - 10 - 11 - 01

⇒ total stable states  $y_1y_2x = 011$

⇒ non-critical race

Ex.

|                               |  |    |    |
|-------------------------------|--|----|----|
|                               |  | 0  | 1  |
| y <sub>1</sub> y <sub>2</sub> |  |    |    |
| 00                            |  | 00 | 11 |
| 01                            |  |    | 01 |
| 11                            |  |    | 11 |
| 10                            |  |    | 10 |

00 - 11

00 - 01

00 - 10

⇒ 3 different stable states

⇒ critical race

Ex.

|    | 0  | 1  |
|----|----|----|
| 00 | 00 | 11 |
| 01 |    | 01 |
| 11 |    | 11 |
| 10 |    | 10 |

00 - 11

00 - 01 - 11

00 - 10

⇒ 2 different stable states

⇒ critical race

① Race may be avoided by making a proper binary assignment to state variables in such a way that only one state variable can change at any one time.

- Races can be avoided through the use of cycle of intermediate unstable states with a unique state variable change

Ex.

|    | 0  | 1  |
|----|----|----|
| 00 | 00 | 01 |
| 01 |    | 11 |
| 11 |    | 10 |
| 10 |    | 10 |

00 - 01 - 11 - 10


- If a cycle doesn't terminate with a stable state, then the circuit will keep going from one unstable state to another making the entire circuit unstable

Ex:

|     |       |    |    |
|-----|-------|----|----|
|     | $x_2$ | 0  | 1  |
| $y$ | 0     | 00 | 01 |
|     | 1     |    | 11 |
|     |       |    | 10 |
|     |       |    | 01 |

00 → 01 → 11 → 10 →

Example of unstable asynchronous circuit



$$y = (x_1, y)' \quad x_2 = x_1' x_2 + x_2 y'$$

(Excitation function)

|     |       |    |    |    |    |
|-----|-------|----|----|----|----|
|     | $x_1$ | 00 | 01 | 11 | 10 |
| $y$ | 0     | 0  | 1  | 1  | 0  |
|     | 1     | 0  | 1  | 0  | 0  |

now if we fix  $x_1, x_2$  on 11  $\Rightarrow$  if  $y=0$

then  $y=1$ , then  $y=1$ , then  $y=0$


$\Rightarrow$  oscillation

Uploaded By: Malak Dar Obaid

## ① circuits with Latches


### ① SR Latch

→ using SR using 2 nor gates



| S | R | Q | Q' |
|---|---|---|----|
| 1 | 0 | 1 | 0  |
| 0 | 0 | 1 | 0  |
| 0 | 1 | 0 | 1  |
| 0 | 0 | 0 | 1  |
| 1 | 1 | 0 | 0  |

undesirable



$$y = ((s + y)' + R) = (s + y)R' = sR' + R'y$$

|   | SR |    |    |    |
|---|----|----|----|----|
| y | 00 | 01 | 11 | 10 |
| 0 | 0  | 0  | 0  | 1  |
| 1 | 1  | 0  | 0  | 1  |

transition table

In normal operation, we must make sure that S and R are not 1s simultaneously. This condition can be expressed by the Boolean function  $SR = 0$




$$Y = SR' + R'Y$$

$$\Rightarrow Y = SR' + SR + R'Y$$


$$= S(R' + R) + R'Y$$

$$= S + R'Y \quad (\text{when } SR=0) \quad \text{new excitation function}$$

⊗ SR latch using 2 NAND gates



| S | R | Q | Q̄ |
|---|---|---|----|
| 1 | 0 | 0 | 1  |
| 0 | 0 | 0 | 1  |
| 0 | 1 | 1 | 0  |
| 1 | 1 | 1 | 0  |
| 0 | 0 | 1 | 1  |



$$Y = [(RY)'S]' = RY + S'$$

|                | SR |    |    |    |
|----------------|----|----|----|----|
|                | 00 | 01 | 11 | 10 |
| Y <sub>0</sub> | 1  | 1  | 0  | 0  |
| 1              | 0  | 0  | 0  | 0  |

(S'R')

## ② Analysis Example

(Fig 9-12)

$$S_1 = x_1 y_2$$

$$S_2 = x_1 \bar{y}_2$$

$$R_1 = x_1' x_2'$$

$$R_2 = x_2' y_1$$

- let us check the condition  $S R = 0$  ??

$$S_1 R_1 = (x_1 y_2) \cdot (x_1' x_2') = 0$$

$$S_2 R_2 = (x_1 x_2) \cdot (x_2' y_1) = 0$$

- because the conditions are valid, then we can use the function  $y = S + R'y$  to derive excitation functions

$$\begin{aligned} Y_1 &= S_1 + R_1' y_1 = x_1 y_2 + (x_1 + x_2) y_1 \\ &= x_1 y_2 + x_1 y_1 + x_2 y_1 \end{aligned}$$

$$Y_2 = S_2 + R_2' y_2 = x_1 x_2 + x_2 y_2 + y_1' y_2$$

- now we can get the transition table

|           | $x_1, x_2$ |    |    |    |
|-----------|------------|----|----|----|
| $y_1 y_2$ | 00         | 01 | 11 | 10 |
| 00        | 00         | 00 | 01 | 00 |
| 01        | 01         | 01 | 11 | 11 |
| 11        | 00         | 11 | 11 | 10 |
| 10        | 00         | 10 | 11 | 10 |

- this circuit has 1 critical race

### ⊗ Latch Excitation Table

| $y$ | $Y$ | $S$ | $R$ |
|-----|-----|-----|-----|
| 0   | 0   | 0   | X   |
| 0   | 1   | 1   | 0   |
| 1   | 0   | 0   | 1   |
| 1   | 1   | X   | 0   |

### ⊗ Implementation Example flow table

|     | $x_1 x_2$<br>00   | 01                | 11                | 10                |
|-----|-------------------|-------------------|-------------------|-------------------|
| $a$ | $\textcircled{a}$ | $\textcircled{a}$ | $\textcircled{a}$ | $b$               |
| $b$ | $a$               | $a$               | $\textcircled{b}$ | $\textcircled{b}$ |

assign  $a=0$  and  $b=1 \Rightarrow$  transition table

| $y$ | $x_1 x_2$<br>00 | 01 | 11                | 10                |
|-----|-----------------|----|-------------------|-------------------|
| 0   | 0               | 0  | 0                 | $\textcircled{1}$ |
| 1   | 0               | 0  | $\textcircled{1}$ | $\textcircled{1}$ |

$$\Rightarrow Y = x_1 x_2' + x_1 y$$

Map for  $S$

| $y$ | $x_1 x_2$<br>00 | 01 | 11 | 10                |
|-----|-----------------|----|----|-------------------|
| 0   | 0               | 0  | 0  | $\textcircled{1}$ |
| 1   | 0               | 0  | X  | $\textcircled{X}$ |

$$S = x_1 x_2'$$

Map for  $R$

| $y$ | $x_1 x_2$<br>00 | 01 | 11 | 10 |
|-----|-----------------|----|----|----|
| 0   | X               | X  | X  | 0  |
| 1   | 1               | 1  | 0  | 0  |


$$R = x_1'$$

Q1  $y = x_1 x_2' + x_1 y$

$$y = S + R' y$$

$$\Rightarrow S = x_1 x_2'$$

$$R = x_1'$$



### ④ Debounce circuit

- Normally, the input signals of digital systems are controlled by the use of mechanical switches.
- mechanical switches vibrates many times before reaching their final states, This will cause to oscillate between 0 and 1.

debounce circuit is one that removes the series of pulses that result from the use of the switch.

