

ANSWER BOOKLET

		4	
Student: advan digital Number 4		5	
	ach	6	
Course: Department: Number:		7	
Division: Instructor:		8	
		9	
Date:		10	Same contractor
Day Month Year	-	~ 11	
		-12	
		Total	

STUDENTS-HUB.com

Uploaded By: anonymous

For Instructor's Use

Grade

Question

1

2

3

@ Built In Self Test (BIST - when VISI chips become more complicated, if is good to make these chips self-testing. By this Way we can overcome the problem of sarching of best vectors and we can apply test inputs of the full speed clock. I's which are built in self test have blocks of legic embedded in the circuit to generate tests, and to interpret the results. In these Ic's we also have five modes of operation i normal and test modes. In normal mode, the circuit will have the following appearan logic normit negisters normal hegisters mode, the circuit have the following In test Scorblegte neg-It test gener for enalyser Uploaded By: anonymous STUDENTS-HUB.com

(*) The test generator - we need the test generator to be very simple very simple, so we can't figure out at clever - st of fiel weaters set of test vectors. - The simplest way to get a good fault coverge is to exhaustively test the system (trying le generate a large number of test vectors as possible). - for example, for a 16 bit input, this will nequine 216 = 65536 tests. I very large, but it is acceptible because of the high speed cluck in the system), - if we use a 16-bit circular shift negister, then we can generate 16 tests only? Combinational Circuit - if we use a linear feedback shift negister (LFSR) which is a shift negister with xor gates in test mode, and normal negister in normal mode, then we can generate a larger number of tests depending on the STUDENTS-HUB.com the Xon gates Uploaded By: anonymous

Comb Wy c FSG It may be amazing if you know that if we fed back cells 3, 12, 14, and 15 basing xor to the cell O in 16- bit negister, the gates can get the maximum length LFSR This LFSR will notite through possible outputs possible 65535 output 0...0000 will block the LFSR 13 15 12 14 3 9 10 using the simulator)

The Result Analyser - we cannot store a complete set of capacted outputs and so we must perform some kind of data compression on the sequence of outputs to reduce them to a single number. - The form of data compression used is significant analysis. A good circuit will produce one particular number in nesponse to the entire sequence of best 16 mbillioningly is vectors. If there is a fault, then the number in the output negister will be different from that caused by a good device.

Brisne about the LFSR En if we have 5-bit circular shift negister with an initial value of 00001 5 4 3 2 + - 0 0 0 0 1 k Then we will rotate through S different combinitions. But, for example, if we put one xor gate, the ipats connected between to elements y and 5 and the output is fedback to eliment 1, then we will rotate through a sequence of 21 combinabio-s okokok 1 The number of states that are counted through depends on which stages are the inputs of the xor gate. And so, if we had made befor choice, then we could have got a longer non. repeating sequera The best choice will count through 31 possible states (25-1 = 31 (00000 will lock off the) systen,

Buse of LFSR combination Circuit IFSR test gonerator - De More about signiture analysis (1) when we have a very large numb bits in the outputs, then it is not Convenient use scap path test alone to test these outputs be solved through the This problem Can analysis signatur 2 types of signature analysers - @ There are O sigle inpat signature register (SISR) This is an LFSR with an additional input. test data is fed into this input long stream of erd of operation, the number ab whi in the negroter is called signature left or syndrome Uploaded By: anonymous STUDENTS-HUB.com

lest inputs @ good inputs will neach to a good signifure @ any the error in the test inputs will lead to different signifum la sometimes, certain conditions of multiple error Can give precisely the same signature as the correct data. (probability = 2") Ex. Test Input error IS This signature analyzer is initialized to the all-zero state. This analyzer is fed with the data stream 10111, the digits arriving LSB first. What is the resulting signiture. of sittle 501mt102 0 0 0 1 0 0 0 01 => signature is (101

+ assime that there is a single bit error in the input data stream and we get an input stream instead of the intended 10111. what 10101 will be the result signifum 000 0 0 1000 01 110 nesalting signature is 110 expected is 101 (error-free signiture =) error is detected by using the signature analyzer. 2) perallel Loading of signature analyseos (multiple input signature register MISR) sometimes we deal with peralled data not with a stream of sorial test data. This done with MÍSR Pr Do E(

(A) Built "in self test circuit Do Comb 0, Dr fest Jenerofor (Built In Logic Block Observation (BILBO BILBO Registers an used in two mode mode and test mode In normal mode BILBO works as parallel i-put peralled output negisters. mode, BILBO has many functions : It as scan pathy to push i-itral works in data and to push out the test generator i-sid stored the signature as test generator for inpits system, and signature analyzer of the autput of the system