



WEEK3

# Chapter 10

+

## Instruction Set Architecture Characteristics and Functions



# Instruction Set Architecture (ISA)

- Complete set of instructions used by a machine
- Abstract interface between the HW and lowest level SW.
- An ISA includes the following ...
  - Instructions and Instruction Formats
    - Data Types, Encodings, and Representations
    - Programmable Storage: Registers and Memory
    - Addressing Modes: to address Instructions and Data
    - Handling Exceptional Conditions (like division by zero)


Examples	(Versions)	First Introduced in
— Intel	(8086, 80386, Pentium, ...)	1978
— MIPS	(MIPS I, II, III, IV, V)	1986
— PowerPC	(601, 604, ...)	1993



# Instruction Set Architecture (ISA)

- ISA is considered part of the SW
- Must be designed to survive changes in hardware technology, software technology, and application characteristic.
  - Is the agreed-upon interface between all the software that runs on the machine and the hardware that executes it.
- Advantages:
  - Different implementations of the same architecture
  - Easier to change than HW
  - Standardizes instructions, machine language bit patterns, etc.
- Disadvantage
  - Sometimes prevents using new innovations

# + Instruction Set Architecture (ISA)



- Properties of a good abstraction
  - Lasts through many generations (portability)
  - Used in many different ways (generality)
  - Provides convenient functionality to higher levels
  - Permits an efficient implementation at lower levels

# + Intel 8086 instruction set

- There were 116 instructions in the Intel 8086 instruction set

AAA	CMPSB	JAE	JNBE	JPO	MOV	RCR	SCASB
AAD	CMPSW	JB	JNC	JS	MOVS	REP	SCASW
AAM	DAA	JBE	JNE	JZ	MUL	REPE	SHL
AAS	DAS	JC	JNG	LAHF	NEG	REPNE	SHR
ADC	DEC	JCXZ	JNGE	LDS	NOP	REPZ	STC
ADD	DIV	JE	JNL	LEA	NOT	REPZ	STD
AND	HLT	JG	JNLE	LES	OR	RET	STI
CALL	IDIV	JGE	JNO	LDSB	OUT	RETF	STOSB
CBW	IMUL	JL	JNP	LDSW	POP	ROL	STOSW
CLC	IN	JLE	JNS	LOOP	POPA	ROR	SUB
CLD	INC	JMP	JNZ	LOOPE	POPF	SAHF	TEST
CLI	INT	JNA	JO	LOOPNE	PUSH	SAL	XCHG
CMC	INTO	JNAE	JP	LOOPNZ	PUSHA	SAR	XLATB
CMP	IRET	JNB	JPE	LOOPZ	PUSHF	SBB	XOR
	JA				RCL		



# Elements of an Instruction


- Operation code (Op code)
  - Specify the operation (e.g., ADD, I/O)
- Source Operand reference
  - Operands that are input to the operation.
- Result Operand reference
  - Put the answer here
- Next Instruction Reference
  - Tells the processor where to fetch the next instruction




# Instruction Representation

- In machine code each instruction has a unique bit pattern
- For human consumption (well, programmers anyway) a symbolic representation is used
  - e.g. ADD, SUB, LOAD
- Operands can also be represented in this way
  - ADD A,B

# + Instruction Cycle State Diagram



# + Generic CPU Machine Instruction Execution Steps





# Where have all the Operands Gone?

## Where is the next instruction to be fetched?

- Main memory (or virtual memory or cache)
- CPU register
- I/O device

# + Types of Operand

- Addresses
- Numbers
  - Integer/floating point
- Characters
  - ASCII etc.
- Logical Data
  - Bits or flags

# + Typical Operations

<b>Data Movement</b>	<b>Load</b> (from memory) memory-to-memory move <b>input</b> (from I/O device) <b>push, pop</b> (to/from stack)	<b>Store</b> (to memory) register-to-register move <b>output</b> (to I/O device)
<b>Arithmetic</b>	<b>Data Types:</b> (signed & unsigned) <b>Integer</b> (binary + decimal) (signed & unsigned) <b>Floating Point Numbers</b> <b>Operations:</b> <b>Add, Subtract, Multiply, Divide</b>	
<b>Logical</b>	<b>Not, and, or, set, clear</b>	
<b>Shift</b>	<b>Arithmetic</b> (& Logical) <b>shift</b> (left/right), <b>rotate</b> (left/right)	
<b>Control (Jump/Branch)</b>	unconditional, conditional	
<b>Subroutine Linkage</b>	call, return	
<b>Interrupt</b>	trap, return	
<b>Synchronisation</b>	test & set (atomic r-m-w)	
<b>String</b>	<b>search, compare, translate</b>	

# + Types of Operations

- Data Transfer
- Arithmetic
- Logical
- Conversion
- I/O
- System Control
- Transfer of Control

# + Data Transfer

- Specify
  - Source
  - Destination
  - Amount of data
- May be different instructions for different movements
  - e.g. IBM 370
- Or one instruction and different addresses
  - e.g. VAX

# + Arithmetic


- Add, Subtract, Multiply, Divide
- Signed Integer
- Floating point ?
- May include
  - Increment ( $a++$ )
  - Decrement ( $a--$ )
  - Negate ( $-a$ )

# + Shift & Rotate

## ■ Shift and Rotate Operations

**Table 12.7** Examples of Shift and Rotate Operations


Input	Operation	Result
10100110	Logical right shift (3 bits)	00010100
10100110	Logical left shift (3 bits)	00110000
10100110	Arithmetic right shift (3 bits)	11110100
10100110	Arithmetic left shift (3 bits)	10110000
10100110	Right rotate (3 bits)	11010100
10100110	Left rotate (3 bits)	00110101



(a) Logical right shift




(b) Logical left shift




(c) Arithmetic right shift



(d) Arithmetic left shift



(e) Right rotate



(f) Left rotate

# + Logical & Conversion

- Bitwise operations
- AND, OR, NOT
- e.g. Binary to Decimal

# + Input/Output & System Control

## ■ Input/Output

- May be specific instructions
- May be done using data movement instructions (memory mapped)
- May be done by a separate controller (DMA)

## ■ Systems Control

- For operating systems use

# + Transfer of Control

## ■ Branch

- e.g. **BRZ X** branch to x if result of (ADD,SUB,...) is zero
- See next slide

## ■ Skip

- e.g. increment and skip if zero ISZ


```
301  
:  
309     ISZ R1  
310     BR  301  
311
```

eg. R1 is set to -1000, the loop will be executed 1000 times

## ■ Subroutine call

- c.f. interrupt call

# + Branch Instruction





# Procedure Calls Instructions


- Computer program that is incorporated with larger program.
- At any point in the program the procedure may be invoked, or called
- When the procedure is executed, return to the point at which the call took place.
- Advantages:
  - Economy:
    - The same piece of Code can be used many **time efficient use of storage space in the system**
  - Modularity
    - Allow large programming tasks to be divided into smaller units which **eases the programming task**




# Procedure Calls Instructions

- Involves two basic instructions
  - Call: branch to the procedure location
  - Return: from the procedure to the place from which it was called
- Stack can be used to store the return address.

# + Nested Procedure Calls





**Table 12.1**  
**Utilization of Instruction Addresses**  
**(Nonbranching Instructions)**

Number of Addresses	Symbolic Representation	Interpretation
3	OP A, B, C	$A \leftarrow B \text{ OP } C$
2	OP A, B	$A \leftarrow A \text{ OP } B$
1	OP A	$AC \leftarrow AC \text{ OP } A$
0	OP	$T \leftarrow (T - 1) \text{ OP } T$

AC = accumulator

T = top of stack

(T - 1) = second element of stack

A, B, C = memory or register locations

# + Number of Addresses

- # of addresses contained in each instruction
  - May be 1, 2, 3 or 4 addresses
- 3 addresses
  - Operand 1, Operand 2, Result
  - ADD a,b,c ( $a = b + c$ ;) )
- 4 addresses
  - Operand 1, Operand 2, Result, and next instruction
  - Not common
  - Needs very long words to hold everything

# + Number of Addresses

## ■ 2 addresses

- One address doubles as operand and result
- `ADD a,c` ( $a = a + c$ )
- Reduces length of instruction
- Requires some extra work
  - Temporary storage to hold some results

## ■ 1 address

- Implicit second address
- Usually a register (accumulator)
- `ADD B` ( $AC = AC + B$ )
- Common on early machines

# + Number of Addresses

- 0 (zero) addresses
  - Applicable to a special memory organization called Stack
  - Stack is known location
  - Often at least the top two stack elements are in processor registers
    - ADD
    - All addresses implicit
  - e.g.
    - push a
    - push b
    - add
    - pop c
    - $c = a + b$

<u>Instruction</u>		<u>Comment</u>
SUB	Y, A, B	$Y \leftarrow A - B$
MPY	T, D, E	$T \leftarrow D \times E$
ADD	T, T, C	$T \leftarrow T + C$
DIV	Y, Y, T	$Y \leftarrow Y \div T$

(a) Three-address instructions

<u>Instruction</u>		<u>Comment</u>
MOVE	Y, A	$Y \leftarrow A$
SUB	Y, B	$Y \leftarrow Y - B$
MOVE	T, D	$T \leftarrow D$
MPY	T, E	$T \leftarrow T \times E$
ADD	T, C	$T \leftarrow T + C$
DIV	Y, T	$Y \leftarrow Y \div T$

(b) Two-address instructions

<u>Instruction</u>		<u>Comment</u>
LOAD	D	$AC \leftarrow D$
MPY	E	$AC \leftarrow AC \times E$
ADD	C	$AC \leftarrow AC + C$
STOR	Y	$Y \leftarrow AC$
LOAD	A	$AC \leftarrow A$
SUB	B	$AC \leftarrow AC - B$
DIV	Y	$AC \leftarrow AC \div Y$
STOR	Y	$Y \leftarrow AC$

(c) One-address instructions

**Figure 12.3 Programs to Execute  $Y = \frac{A - B}{C + (D \times E)}$**

# + Reverse Polish Notation


## ■ Arithmetic Expressions: $A + B$

- $A + B$  Infix notation
- $+ A B$  Prefix or Polish notation
- $A B +$  Postfix or reverse Polish notation
- The reverse Polish notation is very suitable for stack manipulation

## ■ Evaluation of Arithmetic Expressions

- Any arithmetic expression can be expressed in parenthesis-free Polish notation, including reverse Polish notation

$$(3 * 4) + (5 * 6) \Rightarrow 3 4 * 5 6 * +$$



# + How Many Addresses

- More addresses
  - More complex (powerful?) instructions
  - More registers
    - Inter-register operations are quicker
  - Fewer instructions per program
- Fewer addresses
  - Less complex (powerful?) instructions
  - More instructions per program
  - Faster fetch/execution of instructions
- Most processor designs involve a variety of instruction formats.



# Fundamental Issues in Instruction Set Design

- Operation repertoire
  - How many ops?
  - What can they do?
  - How complex are they?
- Data types
  - The data type that the processor can deal with
  - E.g., Pentium can deal with data types of:
    - Byte, 8 bits
    - Word, 16 bits
    - Doubleword, 32 bits
    - Quadword, 64 bits
    - Other data type...
- Instruction formats
  - Length of op code field
  - Number of addresses

# + Fundamental Issues in Instruction Set Design

- Registers
  - Number of CPU registers available
  - Which operations can be performed on which registers?
- Addressing modes (later...)
- RISC v CISC

# + Byte Order

## (A portion of chips?)

- What order do we read numbers that occupy more than one byte
- e.g. (numbers in hex to make it easy to read)
- 12345678 can be stored in 4x8bit locations as follows

Address	Value (1)	Value(2)
184	12	78
185	34	56
186	56	34
187	78	12

# + Byte Order Names

- The problem is called **Endian**
- The system on the left has the least significant byte in the lowest address
- This is called **big-endian** [[Motorola](#)]
- The system on the right has the least significant byte in the highest address
- This is called **little-endian** [[Intel](#)]

# + Example of C Data Structure

```

1 Struct{
2   int    a;      //0x1112_1314    word
3   double b;      //0x2122_2324_2526_2728    double word
4   char  *c;      //0x3132_3334    Word
5   char  d[7];    // 'A' 'B' 'C' 'D' 'E' 'F' 'G'    byte array
6   short e;      // 0x5152
7   int   f;      //0x6162_6364
8 }S;

```

Big-endian address mapping		Little-endian address mapping	
Byte Address	11 12 13 14	11 12 13 14	Byte Address
00	00 01 02 03	07 06 05 04	00
	21 22 23 24	25 26 27 28	
08	08 09 0A 0B	0F 0E 0D 0C	08
	31 32 33 34	31 32 33 34	
10	10 11 12 13	17 16 15 14	10
	'E' 'F' 'G'	'G' 'F' 'E'	
18	18 19 1A 1B	1F 1E 1D 1C	18
	61 62 63 64	61 62 63 64	
20	20 21 22 23	23 22 21 20	20

00	11	00	14
	12		13
	13		12
	14		11
04		04	
08	21	08	28
	22		27
	23		26
	24		25
0C	25	0C	24
	26		23
	27		22
	28		21
10	31	10	34
	32		33
	33		32
	34		31
14	'A'	14	'A'
	'B'		'B'
	'C'		'C'
	'D'		'D'
18	'E'	18	'E'
	'F'		'F'
	'G'		'G'
1C	51	1C	52
	52		51
20	61	20	64
	62		63
	63		62
	64		61

(a) Big-endian

(b) Little-endian

# + Standard...What Standard?

- Pentium (80x86), VAX are little-endian
- IBM 370, Motorola 680x0 (Mac), and most RISC are big-endian
- Internet is big-endian
  - Makes writing Internet programs on PC more awkward!
  - WinSock provides htoi and itoh (Host to Internet & Internet to Host) functions to convert