Chapter 6-

Structures For Discrete-Time Systoms

* Difference equation, Impulse Response (hon) and system Function (H(2)) an equivelant characterization of Input-output relation of LTI system.

* For Implementing LTI system characterized by diff. equation or System function by discrete-time analogue or digital Handware s Diff. eg. or system function must be converted to an algorithm or structure that can be realized.

x In this chapter - system, can be represented by Structures Consisting of an Interconnection of the basic operations of Daddition D Multiplication by a constant and I delay.

y(n) = ay(n-1) = box(n) + b1x(n-1) (x)

7 Since this system has an infinite-duration impulse response, it is not possible to implement the system by discrete Convolution.

Howevere, re-writing (ok) in form

y(n) = ay(n-1) + b0 2(n) + b12(n-1)

provides the basis for an algorithm for recursive computation of the output at any time (n) in terms of previous output yen-v g current input sample. zeln), and previous input sample occin-1).

(If we assume initial reset condition, (i.e. x(n) = 0 for n(0), then y(N=0 Fr nco).


* Similar procedure con le applied to more general cose of an NH order difference equations.


* However, this algorithm is not the only computational algorithm and it is not the most preferable one.
Implementation of LTI systems
Block diagram representation of LCCDE for Implementation &
we need storage of post seguma Values (delay).
- Multiplication of delayed sq. Values by the Gefficients.
so, the basic elements for implementing LTI system are
Addition for adding the resulting product. So, the basic elements for implementing LTI system are o X2(n) X2(n) X2(n) But we use only two in the Course).
* Multiplier (by a constant) zen 9 a zen
* Memory for Storing delayed sog. Values.
$\times (n) \rightarrow \mathbb{Z}^{-1} \rightarrow \times (n-1)$
* In digital implementation, delay operation can be implemented by storage Register for each Unit delay. (or Shift-Register).
X In analogue discrete-time Implementation, delay unit is a Charge Storage device.
+ Delay of more than one sample (M samples) can be done by coscading M unit delays. In IC- implementation, these unit delays are a Shift-Reg. clocked at sampling rate of input signal.
+ In Software Implementation => M Cascades unit delays can be implemented as M consecutive memory registers.

Example: 2^{ns} order siff. e_g .


y(n) = $a_1 y(n-1) + a_2 y(n-2) + b_0 x(n)$. * Implementing system on general purpose Computer or DSP Chip.

this Network Structure is the basis for the program that Implement this System. => What we need for this Implementation * Storage for delayed samples (y(n-1), y(n-2)) × Multiply of y (n-1) and az y (n-z) and adding them * ADD the result to be se(n) * This Example can be generalized Into higher order diff. og. $y(n) - \begin{cases} \begin{cases} a_k y(n-k) \\ \end{cases} = \begin{cases} \begin{cases} b_k z(n-k) \\ \end{cases} \end{cases}$ > +(2) = \(\frac{2}{2} \) y(n) = Eaxy(n-k) & Ebx x(n-k)






* Differences between Fig and Fig 2 o 1- In the first block diagram (FigD), zeros of H(Z) [the (H1(Z)) are implemented first followed by the Poler (H(2)). 2. In Fig. 2 poles are Implemented first, then zerois. Fig 3 × No. of delay elements is less than in Fig. => Minimum Number of delay Units is max (N.M). => This Implementation (with min. no. of delays) is called =) Canonic form. or Direct Form II & Block diagram in Fig. D is called Direct form I.



(d) This realization requires four Storage Register (Idan Is it possible to reduce no of storage Registers? If So, draw H. Stricture.	1).
Signal Flow Graph	
is a network of directed branches that Connect at nodes Associated with each node is a variable or node value	
$W_{j}(n)$ $M_{k}(n)$ $M_{k}(n)$	
* each Branch has input and output. * Input to branch (j,k) is Wj (n) * Output of Branch = in put * Constant or (1).	
* The value at each mode = \le support of all Branches entering the mode	
Source Node: No entering Branches (used for some signation of the Modes! have only entering branches (extract outp	4) wf
Example:)·
Source 2000) Willing Walns Jons	
$W_1(n) = 2C(n) + q W_2(n) + b W_2(n)$ $W_2(n) = CW_1(n)$ $W_2(n) = d \times 2C(n) + c W_2(n)$ $W_2(n) = d \times 2C(n) + c W_2(n)$	
Addition , Multiplication by a constant, delay of required for STUDENTS-HUB.com (8) Uploaded By: Malaka	
STUDENTS-HUB.com Uploaded-By: Malak	W Uall





W,(n) = Wy(n) - >e(n) $W_2(n) = K W_1(n)$ W3 (m) = W2(n) + >C(n) Wie (n) = W3 (n-1) y(n) = W2(n) + Wu(n). * convert these diff. equations Into Z-transform: W1(2) = Wy(2) - X(2) - @ W2(2) = X W, (2) - - - - 60 W3(2) = W2(Z) + X(Z) -- E W4(2) = 7/W3(2) - - - -Y(2) = W2(2) + W4/2) --- @ * We can eleminate W1(2) and W3(Z) by substituting @ W2(2) = x (W4/2) - X(2)) $W_{1}(2) = \overline{2}(W_{2}(2) + X(2))$ $Y(2) = W_{2}(2) + W_{1}(2)$ Can be solved for W2(Z) and W4(Z) => Wy (2) = = = = (1-K) X (2) 1 => h(n) = & u(n-1) - & u(n)


(10)

Uploaded By: Malak Obaid

STUDENTS-HUB.com







 $H(Z) = A \frac{M_0}{\pi/(1-f_{k}Z')} \frac{M_2}{\pi/(1-g_{k}Z')} \frac{1-g_{k}Z'}{\pi/(1-g_{k}Z')}$

K This is a Cascade of first-order and second-order systems

M = M1+ 2M2

N= N1+2 N2


First-order factors -> real zeros at fix and real poster at Ck Second-order 1/ -> complex conjugate pairs of Zeros at gk and gt and complex conjugate pairs of

poles at dk and dk.

* By Combining pairs of real factors and Complex Conjugate pairs into a second-order Enters

H(Z) = 1 - 91k Z + b2k Z ASSUME M < N

Ns = L(N+1)/21 is largest Integer in (N+1)/2.



Sum is not included. and ex are all real. to Parallel combination of first and second-order IIR systems with possibly NP scaled delay paths. * Alternativity, we may group real pairs poles in pairs. =) $H(Z) = \sum_{k=0}^{Np} K Z + \sum_{k=0}^{Ns} \frac{1-a_{1k}Z}{a_{2k}Z}$ $N_{5} = \sum_{k=0}^{Ns} \frac{1-a_{1k}Z}{a_{2k}Z}$ Example: N=M=6


Example: ... & since all poles are real =) we can obtain an alternative parallel realization by executing H(2) as H(2) = 8 + 1-0.5 = 1-0.25 = 1 Form Structure Using First-order

Feedback in IIR system.

Feedback loops: closed paths begin at node and return to that node only in the direction of arrows (implies node variable depends directly or indirectly on itself).

E.G.

y(n) = ay(n-1) + xe(n)



* If x(n) = S(n), then the single sample continually circulates in the feedback loop with either Increasing (lat >1) or decreasing (lat <1) amplitude => h(n) = au(n).

This is the way that feedback loop can create an infinitely long impulse response.

+ Set's assume a network with no feedback loops
therefore, longest delay between Input and Output occur
for path that Passes through all delay elements in the
network

=> For Networks with no loops => H(Z) has only Zero's (except for poles at Z=0) and # of zeros no more than # of Jelay elements.

* IF H(Z) has poles => Network will have Feedback.

BUT Neither Poles in H(Z) nor Fredback loops in Network are sufficient for has to be Infinitely long. is be cause pole cancels with a zono / Noncomputable Network e.g. y(n) = ay(n) + x(n) * This means that cannot represent a set of difference equations that can be solved successively for the But It can be solved by * The key to computability of graph is that all loops
must contain at least one Jelay clament * No delay Free Loops


6.4 Transported Forms * Flow graph reversal or transposition => reverse directions of all branches while beering branch transmittances as they were and reversing the roles of something and output. So that source node become sink node and vice verse. of For Single - Input, Single-output systems, resulting flow graph has system function H(Z) same as original graph if input and output node are interchanged. 1. Reverse direction of all Branches 2. Interchange input and output Transfer function remains the same. (proof is not required!). (2) = H(2) = 1 of Flip it over to have input at right side and output at left se(n) o so so y(n) different only on order of 27 and multipliander by a.


5) order not important.


STUDENTS-HUB.com

(19)


Uploaded By: Malak Obaid







Basic Structures for FIR systems Causal FIR systems have only zero's (except for poles at 2=0), so diff. equation y(n) = \(\frac{1}{2} \begin{array}{c} \ => $h(n) = \int bn, n = 0, 1, \dots, M$ Direct form I realization of FIR System. * This is called tapped - Jelay line structure or Transversal filter structure Transposed Direct Form I. * Cascade Forms H(Z) = \(\frac{M}{2} \hat{h(n)} \(\frac{7}{2} \) = \(\frac{1}{2} \hat{box} + \box \frac{7}{2} + \box \frac{7}{2} \) Ms = L (M+1)/2/, if M is odd, one of box = 0



relation between H1 and H is only shift. h(n) = h(n+ M-1) H(ve) = jw(M) H(ve) hi(n) is even => Hi(e) is real function of W. * If impulse response system, has, has this symmetry property (i.e. has) = Th(M-1-n)), then the phase of Im System is linear. Same coeff. but H(2) = 2 han = Assume. M even. M = 1 han 2" + 5 han 2"

N=0 N= M Jet V = (M -1) - N Some runnin in opposite at N= M = M = M = M = M at N=M-1 = N= M-1-(M-1) = 0 = 5 has 2" + 5 has 7 (M+1-11) # of Coeff. Multipliers $=\frac{3}{2}h(n)\left[\frac{1}{2}n+\frac{1}{2}(M-1-n)\right]$ * requires M J. Flerent Coefficients instead of M.

STUDENTS-HUB.com

25

Uploaded By: Malak Obaid

Assime M=8. 3 H(Z) = \(\frac{1}{2}\hat{n}\)\[\left(\frac{7}{2}-n\right)\right)	
H(Z) = & h(n) (2+Z)	
$n=\delta$	
* How many delay units required to implement this	1 (1.0/)
	July our !
Zim a > p = z = z = 7 delays.	
XIII 2 3 A S A S A S A S A S A S A S A S A S A	
Je de de la	
$h(0)$ $h(1)$ $h(2)$ \overline{Z}^{1} $h(3)$ \overline{Z}^{1}	
N(0) 21 Z1	
h(y) h(x) y h(3) y	
4 1 1 7 ld 4 2 1 1 1 1 P 5	P 550 1- 1
Throlve + delay whits same as offer form I a	1 FUC , DU
+ Involve 7 delay units same as direct form I of we use only half of Multiplications.	
* You can apply transposition theorem on this one get new Implementation.	grush
S TOP I WAS A STATE OF THE STAT	
and ger new imprementation.	