


## ANSWER BOOKLET

Student:	Digital	Number	[]
Course:	Department:  Division: "C) 5 "		
Date:	Day	Month	Year

## For Instructor's Use


Question	
1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
Total	




- Basic circuits from which all flip-flops and - flip flop of the storage element able to store one bit of information the major differences among various types of flip flops are in the number of inputs the posses and in the manner in which inputs affect the binary state (un defined State


STUDENTS-HUB.com

Uploaded By: anonymous







## @ Flip=Flops: - Latch without control input, always nespond to the change in the inputs. tall Latch with control input, responds to the change of inputs (eg 58R) only when the control is in the positive level - unprediction situation may occur since the state of the latches may keep changing for as long as the clock pulse Stays in Il active level. -> Flip flop circuits are constructed in such a way as to make them operate properly who they are connected to a sequential circuit that employs a common clock. positive edge response ( the edge trigger) Negative edge respons ( - ve edge trigg or)





STUDENTS-HUB.com

Uploaded By: anonymous









+
60 HDL for sequential Circuits:
Behavioural Modelling  Two Kinds of behavioral statements in  Verilog HDL ; initial and always
-initial: executes once beginning at firme-co- always: executes repeatedly until the simulation terminate.
Begeneration of clock for simulation initial:
begin clock = 1'bo; // clock is a variable name
# 10 clock = ~ clock;
(2) initial
begin Clack = 1'bo;
# 300 \$ finish;
always # 10 clock = wclock;

*
procedural assignments
(1) Lovel sensitive events (mainly in combinational circuits).  always (2) (A or B or Delect)
1) Fdge -triggered events  Two teywords: posedge and negedge  always @ (posedge slock or negedge neset)
an an initial or always statement.
Description of Delatch with control in put module Delatch (QD, Gentral); output Q; input D, control;
always @ (control or D)  if (control ==1) 9=D;
endmodale

& D flip flop module D-FF (QD,CIK); output Qi input D, CLK; always @ (posedge CLK) Q = D; @ Functional Description of JK Plip-flop module JK-FF (J)K, CLK, P, Prot); orbert Q, Quot; impat J, K, CLK; assign Qnot = ~Q; always @ (posedge CLK) Case ( { J, k }) 2/60 1 0 = 0; 2'bo1: 0 = 1'bo; 21610 : 0 - 161; 21611 ! 0 = ~ 0; endah

@ Functional Description of T-FF module T-FF (T,dy Q) Qnot) output Q, Quot; inpt T, Clk; ned Q; alwys Oposedge (Ln) f(T==1) 0-~0; end modele so @ Analysis of Clocked Sequential Circuits: 3 important things in the analysis of sequential circuits i State equation, state table and State diagram. - if you know one of this 3 things you can derive the others. (i) State equation (or transition equation): Specifies the next state as a function of the present state and inputs. Figure 5-15

-since the Disput of a flip-flip determines
the value of the next state )
A (b+1) = A(b) & (b) + B(b) & (b)
B(b+1) = A'(b) x(t)
or for simplicity:
A(b+1) = Ax + Bx } neset state  B(b+1) = A'x  B(b+1) = A'x
and the ontpro
y = (A+B) x' (no crock)
De State table (or transition table)
- specifies the time sequence of inputs,
outputs and flip flop states
The table consists of four sections labeled
present state, input, next state, and output
Y
Francisco de la companya della compa
Y
Y
· ·

Uploaded By: anonymous

STUDENTS-HUB.com