


Chapter 5 :- Synchronous Sequential Logic


* Combinational Versus Sequential :-

1 - Combinational Circuits :-




The outputs depend only on inputs

2 Sequential Circuits :- The outputs depend on inputs and previous output (current, or present state)




Synchronous



Asynchronous

* clock :- periodic train of pulses



$$f = \frac{1}{T}$$


* Memory \Rightarrow Can store and maintain binary state (0 or 1)

\rightarrow Latches \Rightarrow are level sensitive

\rightarrow Flip-Flops \Rightarrow are edge sensitive, built with latches

* Latches \Rightarrow store one bit of information


① Two inverters Latch



This circuit Can't change the stored Value

② SR Latch

SR Latch can be built using two NOR gates




Functional table

S	R	Q	\bar{Q}	
1	0	1	0	set state
0	0	1	0	
0	1	0	1	Reset state
0	0	0	1	
1	1	0	0	undefined


* Characteristic Equation of the SR latch

Q(t)	S	R	Q(t+1)
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	undefined
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	undefined




$$Q(t+1) = S + \bar{R}Q(t)$$

③ \bar{S} \bar{R} Latch with NAND gates



Circuit diagram




block diagram


Functional table

\bar{S}	\bar{R}	Q	\bar{Q}	
0	1	1	0	Set state
1	1	1	0	
1	0	0	1	Reset state
1	1	0	1	
0	0	1	1	undefined

④ S R Latch with a clock input



Circuit diagram





block diagram

Function Table

C	R	R	Q
0	X	X	No change
1	0	0	No change
1	0	1	0 reset state
1	1	0	1 set state
1	1	1	undefined

⑤ D latch with a clock input:-



Functional Table


C	D	Q
0	X	No change
1	0	0 reset state
1	1	1 set state

* Flip-Flops :- sensitive to the edge of the clock
called edge-triggered memory element

① D Flip-Flop :- Built using two latches (master and slave)


- ↳ master latch (D-type)
- ↳ slave latch (SR-type)

(A) positive edge



outputs changes
when C changes
from 0 to 1

(B) Negative edge





outputs
change
when C changes
from 1 to 0

Positive edge
Functional table


C	D	Q	\bar{Q}
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

Negative edge
Functional table


C	D	Q	\bar{Q}
1	0	0	1
1	1	1	0
0	0	0	1
0	1	0	1




* D flip-flop with Asynchronous Reset



R	D	C	Q	\bar{Q}
0	X	X	0	1
1	0	↑	0	1
1	1	↑	1	0



* JK Flip flop



block diagram


J	K	Q(t+1)
0	0	Q(t) no change
0	1	0 Reset
1	0	1 set
1	1	$\bar{Q}(t)$ inverse

Function table

Truth table

Q(t)	J	K	Q(t+1)
0	0	0	0 no change
0	0	1	0 Reset
0	1	0	1 set
0	1	1	1 complement
1	0	0	1 no change
1	0	1	0 Reset
1	1	0	1 set
1	1	1	0 complement


JK	00	01	11	10
Q	0		1	1
	1	1		1



Circuit Diagram

$$Q(t+1) = \bar{J}\bar{Q} + KQ$$

* T Flip-flop



T	$Q(t+1)$
0	$Q(t)$ no change
1	$\bar{Q}(t)$ complement


block diagram

we can design T flip flop from JK flip flop

and from D Flip flop


① using JK flip-flop $Q(t+1)$
 $J = 0, K = 0, T = Q(t)$

$J = 1, K = 1, T = \bar{Q}(t)$




② using D flip flop

$Q(t)$	T	$Q(t+1)$
0	0	0
0	1	1



$$Q(t+1) = T\bar{Q} + \bar{T}Q$$

$$= T \oplus Q$$



T flip flop from D flip flop

* Flip Flop Characteristics Equation

D flip-flop

D	Q(t+1)
0	0 Reset
1	1 set

$$Q(t+1) = D$$

JK Flip-flop

J	K	Q(t+1)
0	0	Q(t) No change
0	1	0 reset
1	0	1 set
1	1	$\bar{Q}(t)$ complement

$$Q(t+1) = J\bar{Q}(t) + \bar{K}Q(t)$$

T flip-flop

T	Q(t+1)
0	Q(t) No change
1	$\bar{Q}(t)$ complement

$$Q(t+1) = T \oplus Q(t)$$

* Analysis of Clocked Sequential Circuits

- 1- obtain the equations at the inputs of the flip-flop
- 2- obtain the output equation.
- 3- Fill the state table for all possible inputs and state values
- 4- Draw the state diagram.

Example

① Equation at the input of the flip flop


$$D_A = AX + BX$$

$$D_B = \bar{A}X$$

D-flip flop

$$A(t+1) = D_A = A(t)X + B(t)X$$

$$B(t+1) = D_B = \bar{A}(t)X$$



② Equation of the output (Y)

$$Y = (A + B) \cdot \bar{X}$$

3) State Tables:-

present state		input X	next state		output Y
A	B		A	B	
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0

$$A(t+1) = A(t)X + B(t)X$$

$$B(t+1) = \bar{A}X$$

$$Y = (A+B)\bar{X}$$

present state		next state				out-put	
		X=0		X=1		X=0	X=1
		A	B	A	B	Y	Y
0	0	0	0	0	1	0	0
0	1	0	0	1	1	1	0
1	0	0	0	1	0	1	0
1	1	0	0	1	0	1	0


④ state diagram is graphical representation of the state table

of flip flops

2

① The circles are the states

② Arcs are the state transitions labeled with input x/output y



Example

① input equations


$$T_A = X \cdot B(t)$$

$$T_B = X$$

$$A(t+1) = T \oplus A(t)$$


$$= B \cdot X \oplus A$$

$$B(t+1) = T \oplus B$$



3) State table


present state		input X	Next state		output Y
A	B		A	B	
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	1	0
0	1	1	1	0	0
1	0	0	1	0	0
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	1




* Types of synchronous Sequential Circuits

There are two ways to design a synchronous sequential circuits :-


① Mealy machine



② Moore machine



Example 8-



(1) input equations

$$\bar{J}_A = B$$

$$K_A = \bar{X}B$$

$$A(t+1) = J_A \bar{A}(t) + \bar{K}_A A(t)$$

$$= B \bar{A} + (\bar{X}B)A = \bar{A}B + A\bar{B} + AX$$

$$J_B = \bar{X}$$

$$K_B = X \oplus A$$

$$B(t+1) = J_B \bar{B} + \bar{K}_B B$$

$$= \bar{X}\bar{B} + (\overline{X \oplus A})B$$

$$= \bar{X}\bar{B} + [\bar{A}\bar{X} + AX] \cdot B$$

③ state tables

Present state		input X	Next state	
A	B		A	B
0	0	0	0	1
0	0	1	0	0
0	1	0	1	1
0	1	1	1	0
1	0	0	1	1
1	0	1	1	0
1	1	0	0	0
1	1	1	1	1

