
@ BOOLEAN DIFFERENCE Edu I) find the set of test inputs to test the fault a sal F(a,b,c,d) = [(a+bc)][(d+bc)] dF = f(a=1) + f(a=0) = [(1+bc)][(d+bc)] () [(0+bc)][(d+bc)] = d'. (b'+c') (be) [d. (b+c')] - d'b'+d'c' (bc) [d'b'+d'c'] = 116+ de D 0 = 60 + 60 = I is sensitive to a when bed = 000 or 010 or 100 the test vectors to test a soil an a. (bd+cd) = abcd = 0000 or 0010 or 0100 @ the Set of fest vectors to test a Sao abcd = 1000 or 1010 or 1100

@ To test the stucks at point w => F = f (inputs, w) = (6) = (1) = (bc+d) = (b'+c') d \$\pi \omega\$ df ~ f(w=1) & f(w=0) = b'd' + c'd' (+) 0 = b'd' + c'd' bcd = 600 gr 610 or 100 WE a toch to literal =) to test w sao (2d) (Canalla) (a+bc). (b'd'+c'd') =1 = abd + a c'd' + 0 +0 = abd + a c'd' = a (b'd'+c'd =) abcd = 1000 or 1010 or 1106 to tes w say DW = (a+bc) = a'.(b'+c') = a'b' + a'c' =) (a'b'+ a'c')(b'd'+c'd')=1 a a b'd + a b'c'd + a c'dos to bode (= a'b'd' (1+c') + a'c'd' = a'b'd'+a'c'd' 2 a'd' (b'+c') =) abcd = 0000 or 0010 or 6100

@ To fest the stucks at port F (ie F is always sensition = (a+bc) (d+bc) =1 a + be) (d'(b'+c'))= = (a+bc) (b'd+c'd') = ab'd' +ac'd Dabed = 1000 01 1010 or 1100 test for sal =) +a'c+a'd+a'b+bc+bd+cd+d 1 (1+c+d+b) + d(1+c+b)+ Dall veturs except



@ untestable faults due to some redundancy in
hardwan wetated
Ex. E = AB+B
a datal
A X & STAGA
BE
x 300 =)
2=D = A=B=1
=> E=10 (not depending in the real value on node or)
on node ox)
=> x 5a1 => x = D
=) AB = 00 or 01 or 10
to propagate node x to E => B=0
=) test vectors AB = 00 or == 10
(i.e nude or is testable for sail but it
is not testable for SaO).
That means F is sensitive to node oc.
1= 7×+B
$\frac{dE}{dx} = (1+B) \oplus (0+B) = 1 \oplus B = \overline{B}$
to 1281 & 500
$\Rightarrow (\infty) \frac{dE}{dx} = 1 \Rightarrow \infty B = 1 \Rightarrow \text{Now test for}$ $(AB)B = 0 \neq 1 \Rightarrow \text{Sa} = 0$
STUDENTS-HUB.com Uploaded By: anonymous
oploaded by, allohyllious

to test
$$\alpha$$
 sol $(\alpha = AB)$


$$\Rightarrow (a) dE = 1 \Rightarrow \alpha 'B = 1$$

$$\Rightarrow (a'+1)B = 1$$

$$\Rightarrow B = 1$$

$$\Rightarrow B = 0$$

$$\Rightarrow AB = 00 \text{ or } 10$$



@ Design For Testability . The methods given in the previous lectures are good to test simple (not complex) combinational circuits. but for complex combinational circuits it will be cost and time consuming, Also, testing of sequential circuit will be march more difficult because the current state of the circuit should be taken into account as well as the inputs - Design for testability (DFT) nefors to those design techniques that make test generation and test application cost - effective. @ Design For Testability at Chip level include 1-Ad hoc DFT. 2- Structured DFT 3- Built In Self Test (BIST) - Design For Testability at board level istable using boundary scan. (Controllability and Observability - controllability: The ability to control the logic value of an internal node from primary inputs. (The ease with abstrab which a node can be set to as value of D/0).

- observability: The ability to observe the logic value of an internal node at a primary outputs. (The ease with which the value of a node can be Steered to a primary output). Primary

Inputs

Primary

Outputs


(PI)


Primary


Outputs node under test. gingered, to (730) @ Our main purpose of DFT is to increase the controllability and observability of internal nodes. DAd hoc bestability Ad-hoc makes only minor changes to the design approach, but offer treatments for common Cases that can cause trestability problems. Opartitioning of Systems to subsystems The proble besting will be much easier if the system is partitioned into self contained sub-systems, The subsystems can then be tested in isolation. Si 52 In this example we can control the input of


STUDENTS-HUB.com


Uploaded By: anonymous











7-pat the circuit in the test made again
8- scan out the outputs
9- check the outputs against expected Value.
(2) The main advantage of Scan path testing is to
the infrovement to the controllability and
observability of interior nodes.
La susta an has it is to come
@ The main disadventage is that we need to
increase the Silican area required for a design
by about 20%, in order to replace a
regist normal register by a scan register.
bor hell in them will
in that us assume for some into the first that the
TOTAL DESCRIPTION TO TOTAL PROPERTY OF THE PRO
han I -man it has been all the
with the day of the state of th
and the second second
77201001001

Uploaded By: anonymous

STUDENTS-HUB.com