


DEPARTMENT OF COMPUTER SYSTEM ENGINEERING

Digital Integrated Circuits - ENCS333

Dr. Khader Mohammad Lecture #2

IC Manufacturing and Design Metrics CMOS -Ch1 Sec 1.3, Ch2 Sec 2.2

PCB, SOC, Chip, Packages, Wafer



IC Manufacturing Process







Largest IC Foundries

TSMC Taiwan Semiconductor Manufacturing Company GLOBALFOUNDRIES" **GF** Global Foundries UMC **UMC** United Microelectronics Corporation SAMSUNG Samsung Samsung SMIC Semiconductor Manufacturing **SMIC** International Corporation TOWER TowerJazz Tower Semiconductor elmos" Elmos Semiconductor AG


ELMOS

XFAB


≫FAB

Mixed-Signal Foundry Expert

Photo-Lithographic Process



CMOS Process




Patterning of SiO2




(a) Silicon base material



(b) After oxidation and deposition of negative photoresist






(d) After development and etching of resist, chemical or plasma etch of SiO₂




(e) After etching



(f) Final result after removal of resist


CMOS Process Walk-Through


 Please read the rest from the book (process engineer)



Advanced Metallization

Real Image from silicon





Design Rules

- Interface between designer and process engineer
- Guidelines for constructing process masks
- Unit dimension: Minimum line width
- scalable design rules: lambda parameter
- absolue dimensions (micron rules)

History and Evolution of The IC Industry (11)


Semiconductor Industry Association (SIA) Roadmap

Date	1999	2005	2010	2016
Technology (nm)	180	65	28	7
Minimum mask count	22/24	25	27	29/30
Wafer diameter (mm)	200	400	400	450
Memory samples (bits)	1G	8G	32G	10T
Transistors/cm ²	6.2M	180M	330M	1.5G
Maximum number of metal layers	6-7	9	9	12
Clock frequency (MHz)	1250	3200	5200	20000
IC sizes (mm ²)	400	596	699	750
Power supply (V)	1.5-1.6	0.8-1.2	1.2-1	0.37-0.42
Maximum power (W)	90	150	171	183
Number of pins	700	1957	2734	3350

Process technology

Intel Technology Roadmap

Process Name	P1266	P1268	<u>P1270</u>	<u>P1272</u>	P1274
Lithography	45 nm	32 nm	22 nm	14 nm	10 nm
1st Production	2007	2009	2011	2013	2015



Not All Technologies are Equal

Intel

Samsung

TSMC

Node	CPP	MxP	FP
65nm	230	230	
45nm	160	160	
32nm	112.5	112.5	
22nm	90	80	60
14nm	70	52	42
10nm	54	36	34
7nm	37	32	

Node	СРР	MxP	FP
45nm	180	140	
32nm	130	100	
28nm	115	90	
20LPE	90	80	60
14LPE	78	64	48
10LPE	68	48	42
7LPP	54	36	27

Node	CPP	MxP	FP
45nm	190	140	
40nm	170	130	
28nm	120	90	
20SoC	90	64	
16FF	90	64	48
16FFC	96	64	48
10FF	66	44	36
7FF	57	40	30
5FF	50	28	

- CPP = Contacted poly pitch
- MxP = Minimum metal pitch
- > FP = Fin pitch

Source:

A. Wei, Techlnsights

IEDM'17. IEDM'19. WikiChip. SemiWiki'20

Technology Roadmap

1μm .7μm .5μm .35μm .25μm .18μ .13μm .09μm .65nm .45nm .32nm .22nm .14nm .7nm •1990 •1991 •1992 •1993 •1994 •1996 •2002 •2004 •2006 •2008 •2010 •2012 •2014 •2016

Smaller, cheaper


Increasing Design Cost

Faster

Less Power

Parasitics CC Variability


Leakage Power Density





Uploaded By: anonymous

CMOS Process Layers

Layers in 0.25 µm CMOS process







Video

- Sand to silicon
- https://www.youtube.com/watch?v=qm67w bB5Gml

https://www.youtube.com/watch?v=gcIWcX3G6-U

https://www.youtube.com/watch?v=NKYgZH7SBjk

3 D DEVICE


https://www.youtube.com/watch?v=YlkMaQJSyP8

Design Metrics

- How to evaluate performance of a digital
- circuit (gate, block, ...)?
 - Area/Cost
 - Reliability
 - Scalability
 - Speed (delay, operating frequency)
 - Power dissipation
 - Energy to perform a function


Cost Of Developing New Products

 These are non-recurring (NRE) costs, need to be amortized over the lifetime of a product





Cost of Integrated Circuits

- NRE (non-recurrent engineering) costs
 - design time and effort, mask generation
 - one-time cost factor
- Recurrent costs
 - silicon processing, packaging, test
 - proportional to volume
 - proportional to chip area current costs



Die Cost & Cost per Transistor






Yield & Defects

$$Y = \frac{\text{No. of good chips per wafer}}{\text{Total number of chips per wafer}} \times 100\%$$

$$Die cost = \frac{Wafer cost}{Dies per wafer \times Die yield}$$


Dies per wafer =
$$\frac{\pi \times (\text{wafer diameter/2})^2}{\text{die area}} - \frac{\pi \times \text{wafer diameter}}{\sqrt{2 \times \text{die area}}}$$






Some Examples (1994)

Chip	Metal layers	Line width	Wafer cost	Def./ cm ²	Area mm ²	Dies/ wafer	Yield	Die cost
386DX	2	0.90	\$900	1.0	43	360	71%	\$4
486 DX2	3	0.80	\$1200	1.0	81	181	54%	\$12
Power PC 601	4	0.80	\$1700	1.3	121	115	28%	\$53
HP PA 7100	3	0.80	\$1300	1.0	196	66	27%	\$73
DEC Alpha	3	0.70	\$1500	1.2	234	53	19%	\$149
Super Sparc	3	0.70	\$1700	1.6	256	48	13%	\$272
Pentium	3	0.80	\$1500	1.5	296	40	9%	\$417





die yield =
$$\left(1 + \frac{\text{defects per unit area} \times \text{die area}}{\alpha}\right)^{-\alpha}$$


 $\boldsymbol{\alpha}$ is approximately 3

$$die cost = f(die area)^4$$

Evaluation of Technological Processes

se1

Technological processes are defined by the minimum length (L) of CMOS transistor channel



90nm technology – Lmin=90nm

45nm technology – Lmin=45nm

22nm technology – Lmin=22nm

Examples of technological processes:

- TSMC 90nm G Logic 1.0V/3.3V
- SMIC 90nm LL Logic 1.2V/3.3V
- SMIC 130nm LV Logic 1.0V/3.3V
- Samsung 90nm LP Logic 1.2V/3.3V
- UMC 90nm LL Logic 1.2V/2.5

G – generic

LL – low leakage

LV - low voltage

LP – low power

IC Fabrication at a Glance

- Growing of a giant crystal of silicon
- Slicing it up into round wafers and polish them
- Coating of a wafer with a photographic chemical that hardens when exposed to light
- Taking a picture of a pattern to embed in the silicon











IC Fabrication at a Glance (2)


Shrinking of the picture and shining a light through it



- Dipping of the wafer in acid to etch away the soft parts
- Repetition of steps 3 6 many times, producing layers of patterns etched into the wafer



- Cut up of the wafer into many rectangle chips
- Gluing of the chip into a plastic package





IC Fabrication at a Glance (3)

 Connection of chip parts to the pins of the package with tiny gold wires



Putting of the chip on a tester machine and test running




Assembly of different kinds of chips onto a board



Installation of the board into a phone, computer...



General Technology Flow Diagram



- Complete IC fabrication process has many individual processing steps (>100) and can take several weeks to carry out.
- Each process step is accurately controlled in order to give acceptable overall result (high process yield).

Fabrication: Key Requirements

General

- High reliability
- Cost effectiveness
- Safeness for personal and environment
- High reproducibility

Private

- High purity materials and reagents are needed
- Manufacturing process carried out in clean rooms and local volumes, which is extremely important
- Contamination control in clean rooms

Examples of Devices Used During IC Fabrication



Photolithography stepper



Gas cabinet



Wire bonder system



Wafer probe


Examples of Devices Used During IC Fabrication (2)







Defects and Yield



Yield =
$$\frac{\text{Number of working dies}}{\text{Number of all manufactured dies}}$$
.100%

Clean Rooms

- IC Fabrication requires special conditions
- Rooms with fabrication equipment should be clean of particles

	maximum particles/m³						
Class	≥0.1 µm	≥0.3 µm	≥5 µm				
ISO 1	10	1.02	0.0029				
ISO 2	100	10.2	0.029				



TSMC's 12-inch Gigafab™

Cost: \$9.3b


Total area of site: 184,000 m²

Building area: 430,000 m²

Clean room area: 104,000 m²

Source: Engadget

Design Solution for Yield



Lithography

Silicon Technology ≡ Lithography

- Lithography is a basic method of IC fabrication process.
- Process is used to transfer patterns from masks to each layer of the IC on the surface of a wafer by employing a photosensitive, chemically resistant layer (photoresist).
- Masks are created using the layout information provided by the designer.
- The lithographic process is repeated for each physical layer, but the process sequence is always the same:



- Photoresist application
- Exposure (contact or projection)
- Development
- Etching






Photolithographic Process

https://www.youtube.com/watch?v=2daBmh3WRUY


https://www.youtube.com/watch?v=AMgQ1-HdEIM https://www.youtube.com/watch?v=UvluuAliA50

https://www.youtube.com/watch?v=6-tKOHICqrl https://www.youtube.com/watch?v=phJrtT5yR1U




Step-and-Scan Lithography

Light projected through a gap




Steps of Photolithography


1 Photoresist coating




2 Exposure




3 Development



4 Etching



5 Photoresist removal



Mask Types


 Masks can be negative or positive depending of the type of photoresist material






Mask Example


N-well Process mask







Mask Example (2)

Gate mask






Fabrication Process




Thermal oxidation




Photolithography

Fabrication Process (2)




Boron ion implantation



Photolithography


Fabrication Process (3)



Gate oxide formation (SiO₂)

Polysilicon deposition, photolithography (gates and wires)


Fabrication Process (4)




Photolithography

Oxidation and sequentially accepter and donor ion implantation

Fabrication Process (5)




Glass deposition (interlayer isolation)



Contact windows formation

Fabrication Process (6)



Metal layer deposition (AI, Cu) and photolithography

HW3 Q

Summarize the IC Fabrication process

Mask Data Generation

- Mask data, used in CMOS process, can be generated by a Layout Editor tool (for example, Custom Compiler LE).
- Layout design rules: There are constraints on the shape, size and spacing of the layer. The objective is to obtain a circuit with the best possible compromise between performance and yield.
- Example processes. Each has its own design rules.
 - TSMC 90nm G Logic 1.0V/3.3V
 - SMIC 90nm LL Logic 1.2V/3.3V
 - SMIC 130nm LV Logic 1.0V/3.3V
 - Samsung 90nm LP Logic 1.2V/3.3V
 - UMC 90nm LL Logic 1.2V/2.5

G – generic

LL – low leakage


LV – low voltage

LP – low power

Abstract Layers

- CMOS process is complex
- Hard to draw all masks during the layout design
- Masks are represented by a few number of layout levels (abstract layers)
- Abstract layer are represented by:
 - Color scheme
 - Stipple patterns
 - Line styles
- Layer assignments:
 - Layers are converted to mask data


Layers




Design Rules: Necessity

- Interface between the circuit designer and process engineer
- Guidelines for constructing process masks
- Rules constructed to ensure that design works even when small fabrication errors occur


Design Rules: Example






Design Rules: Example (2)

- a. Minimum enclosure in the result of combination of dopant or overhead layers
- Minimum spaces between objects on the same layer to ensure they will not short after fabrication
- C. Provision of minimum overlap of layers
- Minimum dimensions of objects on each layer to maintain that object after fabrication



Design Rules: Example (3)




a – minimum width

b, e, g, h – minimum spacing

c, f – minimum enclosure

d – minimum overlap

Design Rules: Classification




Lambda (I) units:


- It is half the drawn gate length (poly width)
- All other design rules are expressed in whole multiples of I
- poly width 0.13mm poly spacing 0.2mm metal width 0.2mm
- metal spacing 0.2mm
- relations between objects in the same laver
- relations between objects on different layers
- width and spacing of lines on one layer
- to make sure interacting layers overlap (or don't)
- contact surround
- poly overlap of diff

Design Rules: Transistor Layout


Transistor



Design Rules: Vias and Contacts




Design Rules: Design Rule Checker




Formation of the n-diffusions

- Pattern oxide and form n+ regions
- Self-aligned process (poysilicon gate) "blocks" diffusion under the gate
- Polysilicon is better than metal for self-aligned gates because it doesn't melt during later processing




The n-diffusions

- Historically dopants were diffused
- Usually ion implantation today (but regions are still called diffusion)




Strip off oxide to complete patterning step.




Contacts

- Now we need to create the devices' terminals
- Cover chip with thick field oxide (FOX)
- Etch oxide where contact cuts are needed




The p-diffusions

 Similar set of steps form p+ diffusion regions for pMOS source and drain and substrate contact




Metallization

- Sputter on aluminum over whole wafer, filling the contacts as well
- Pattern to remove excess metal, leaving wires



Design Metrics - Reliability—Noise in Digital Integrated Circuits



Will talk more about noise and reliability in coming sections

Design Metrics- Power Dissipation

- Instantaneous power:
- $p(t) = V(t)i(t) = V_{supply}i(t)$
- Peak power:
- $P_{peak} = V_{supply} i_{peak}$
- Average power:

$$P_{ave} = \frac{1}{T} \int_{t}^{t+T} p(t)dt = \frac{V_{supply}}{T} \int_{t}^{t+T} i_{supply}(t)dt$$