

IC Notes for the Final Exam

Topics:

1. Key Concepts from First Hour Exam Material ✓
2. Power ✓
3. Combinational Logic Design (Static, Dynamic) ✓
4. Sequential Logic Design ✓
5. Interconnect ✓
6. Layout and Timing

References:

1. Digital Integrated Circuits
2. CMOS VLSI Design

Prepared By: Ghazi Haj Qassem

Review

Nonideal IV effects


1. Body effect

$$V_t = V_{t0} + \gamma (\sqrt{\phi_s + V_{sb}} - \sqrt{\phi_s}) \dots \textcircled{1}$$

$$\phi_s = 2 V_T \ln \left(\frac{N_A}{n_i} \right), \quad \gamma = \frac{\epsilon_{ox}}{C_{ox}} \sqrt{2q \epsilon_{si} N_A} = \frac{\sqrt{2q \epsilon_{si} N_A}}{C_{ox}}$$

→ For small values of V_{sb} , eqn. ① can be linearized to:

$$V_t = V_{t0} + K_\gamma V_{sb} \dots \textcircled{2} \quad K_\gamma = \frac{\gamma}{\sqrt{2\phi_s}}$$





① $V_{sb} \propto V_t$
② $N_A \propto V_t$

2. Subthreshold Leakage

$$I_{ds} = I_{ds0} e^{\frac{V_{gs} - V_{t0} + \eta V_{as} - K_\gamma V_{sb}}{n V_T}} (1 - e^{-\frac{V_{ds}}{V_T}})$$


Pass Transistors



VTC

* For complementary CMOS inverter:

$V_{OH} = V_{DD}$, $V_{OL} = GND$, V_{IH}, V_{IL} are when $\frac{dV_{out}}{dV_{in}} = -1$, and V_M when $V_{in} = V_{out}$.





Example: Match the following transitions

with their corresponding curve:


- a) $A=B=0 \rightarrow 1$
- b) $A=1, B=0 \rightarrow 1$
- c) $A=0 \rightarrow 1, B=1$

$$M_2: V_t = V_{t0} + \gamma [\sqrt{\phi_s + V_{t2}} - \sqrt{\phi_s}]$$

$$M_1: V_t = V_{t0} + \gamma [\sqrt{\phi_s + 0} - \sqrt{\phi_s}] = V_{t0}$$




a)




$F = \overline{A \cdot B}$
PUN stronger PDN

$V_t \downarrow$ M_2 on, M_1 off \rightarrow on $\Rightarrow A=1, B=0 \rightarrow 1$
 $V_t \uparrow$ M_1 on, M_2 off \rightarrow on $\Rightarrow A=0 \rightarrow 1, B=1$

Power



static CMOS



P_{static}

static current
current between supply rails
 $P = iV$

$P_{dynamic} \rightarrow 0 \rightarrow 1$ (switching)

$$P = \alpha C_L V_{DD}^2 f \rightarrow 3GHz$$

$$= C_L V_{DD}^2 f_{0 \rightarrow 1}$$



$\alpha \propto C \propto P_{dy}$

inputs uniformly distributed and uncorrelated


$$\alpha_{0 \rightarrow 1} = P(0 \rightarrow 1) = P_0 P_1 = \frac{3}{4} \cdot \frac{1}{4} = \frac{3}{16}$$

$A = 0$

$A = 1$



A	B	Out
0	0	1
0	1	0
1	0	0
1	1	0



$$\alpha = \frac{N_0}{2^N} \cdot \frac{N_1}{2^N} = \frac{N_0(2^N - N_0)}{2^N}$$

Example: $\alpha_{0 \rightarrow 1}$ * n-input XOR gate


$$\alpha = \frac{2^{N/2}}{2^N} \cdot \frac{2^{N/2}}{2^N} = \frac{1}{4}$$

Combinational Logic Design


Dynamic Logic

→ static CMOS logic with a fan-in of N requires $2N$ devices



Complementary CMOS



Dynamic CMOS



Example: Implement the logic function $F = \overline{AB} + C$ using complementary CMOS and dynamic CMOS



Dynamic Logic Phases:

① Precharge $[C_{IK} = 0]$

→ M_p on \Rightarrow Out charged to V_{DD} .

→ M_e off \Rightarrow no static current flows from V_{DD} to GND (no static power during precharge)

② Evaluation

→ Me on \Rightarrow Out conditionally discharged.

PDN conducts

Out discharged
to GND

PDN off

Precharged value
is stored on C₂

$$\bar{F} = 0 \rightarrow \bar{F} = 1$$



N.B. ① Once Out is discharged, it cannot be charged until the next precharge phase. [one transition per EP]

② PDN off \Rightarrow Out in high impedance state. \rightarrow susceptible to noise crosstalk

↳ Unlike complementary CMOS, where Out is in a low impedance state.

(Static)

Complementary CMOS vs Dynamic CMOS



	Static CMOS	Dynamic CMOS
transistor count	<u>$2N$</u>	<u>$N+2$</u>
switching speed	<u>Slower</u>	<u>Faster</u>
power dissipation	typically less	typically higher
VTC parameters	$V_{OH} = V_{DD}, V_{OL} = GND$ V_{IL}, V_{IH}, V_M circuit dependent	$V_{OH} = V_{DD}, V_{OL} = GND$ $V_{IL} = V_{IH} = V_M = V_{OL} \xrightarrow{V_{DD}/2}$

robust

$$P_{dynamic} = \alpha C V^2 f$$
$$\alpha = P_0$$


V_n — NML }

Issues in Dynamic Design


Backgate coupling

Clock-feedthrough

Charge Leakage



(a) Leakage sources




(b) Effect on waveforms

Figure 6.56 Leakage issues in dynamic circuits.

* Leakage is caused by the high impedance state of the output node during evaluation, when PUN is off.

Solution: Reducing the output impedance of the output node during evaluation (add a bleeder transistor)



(b) is better since it eliminates the static power dissipation

Figure 6.58 Static bleeders compensates for the charge-leakage.

2 Charge Sharing

→ Initial conditions: $V_{out}(t=0) = V_{DD}$ and $V_X(t=0) = 0$

→ Two possible scenarios: $[\Delta V_{out} = V_{out}(t) - V_{out}(t=0) = V_{out}(t) - V_{DD}]$

① $\Delta V_{out} < V_{Th}$:

$$Q_L(t=0) + Q_a(t=0) = Q_L(t) + Q_a(t) \quad Q = CV$$

$$C_L V_{DD} = C_L V_{out}(t) + C_a [V_{DD} - V_{Th}(V_X)]$$

$$C_L (V_{DD} - V_{out}(t)) = C_a [V_{DD} - V_{Th}(V_X)]$$

$$\Delta V_{out} = -\frac{C_a}{C_L} [V_{DD} - V_{Th}(V_X)]$$

② $\Delta V_{out} > V_{Th}$: [worst-case]

$$C_L V_{DD} = C_L V_{out}(t) + C_a \cdot \frac{C_L}{C_a + C_L} V_{DD}$$

$$V_{out}(t) - V_{DD} = -\frac{C_a}{C_a + C_L} V_{DD}$$

$$\Delta V_{out} = -\frac{C_a}{C_a + C_L} V_{DD}$$

$$V_{out}(\infty) = \frac{C_L}{C_a + C_L} V_{DD}$$

$$\rightarrow V_{out}(t) - V_{DD} = -\frac{C_a V_{DD}}{C_a + C_L} = \frac{(C_a + C_L) V_{DD} - C_L V_{DD}}{C_a + C_L}$$

Solution:





Figure 6.61 Dealing with charge-sharing by precharging internal nodes. An NMOS precharge transistor may also be used, but this requires an inverted clock.

Example: For the following circuit:

- What is the logic function corresponding to this circuit.
- What is the worst-case Voltage drop at the output node (due to charge sharing)
- What should be the switching threshold of the load inverter so that the circuit functions correctly.




Figure 6.60 Example illustrating the charge sharing effect in dynamic logic.

b) $C_X = 15\text{ fF} + 15\text{ fF}$

$$\Delta V = \frac{-C_q}{C_q + C_L} V_{DD} = -\frac{70}{80} (2.5) = -0.94\text{ V}$$

c) $V_{DD} + \Delta V_{out} = 2.5 - 0.94 = 1.56\text{ V}$

A	B	C	out
0	0	0	1 ← 25 fF
0	0	1	0
0	1	0	0
0	1	1	1 ← 30 fF
1	0	0	0 ← 30 fF
1	0	1	1 ← 25 fF
1	1	0	1 ← 25 fF
1	1	1	0

note! →

Sequential Logic Design





FIGURE 10.1 Latches and flip-flops

Latches:



Sequencing Element Timing Notation

TABLE 10.1 Sequencing element timing notation

Term	Name
t_{pd}	Logic <u>Propagation</u> Delay <i>max.</i>
t_{cd}	Logic <u>Contamination</u> Delay <i>min.</i>
t_{pcq}	Latch/Flop Clock-to-Q Propagation Delay
t_{ccq}	Latch/Flop Clock-to-Q Contamination Delay
t_{pdq}	Latch D-to-Q Propagation Delay
t_{cdq}	Latch D-to-Q Contamination Delay
t_{setup}	Latch/Flop Setup Time
t_{hold}	Latch/Flop Hold Time




FIGURE 10.4 Timing diagrams

Max-Delay Constraints

$$T_c \geq t_{pcq} + t_{pd} + t_{setup} + t_{skew}$$

$$t_{pd} \leq T_c - (t_{pcq} + t_{setup} + t_{skew})$$

sequencing overhead




FIGURE 10.5 Flip-flop max-delay constraint

Min-Delay Constraints

$$t_{cd} \geq t_{hold} + t_{skew} - t_{ccq}$$




FIGURE 10.9 Flip-flop latch min-delay constraint




FIGURE 10.7 Two-phase latch max-delay constraint




FIGURE 10.10 Two-phase latch min-delay constraint

Time Borrowing




FIGURE 10.12 Time borrowing

Example: Assume rise/fall times are zero.

a) What kind of register is this? *Neg-edge static*



b) Assume prop delay of each clocked inverter is $T_{clk-inv}$,

and I_1, I_2 is T_{inv} . Derive the expression for t_{su} , t_{eq} , t_h .

$$T_{su} = T_{clk-inv} + T_{inv}$$

$$T_{eq} = T_{clk-inv}$$

$$T_h = 0$$



W-18604

Example: $t_{su} = 62 \text{ ps}$, $t_h = -10 \text{ ps}$, $t_{pcq} = 90 \text{ ps}$, $t_{ccq} = 75 \text{ ps}$

① Minimum Cycle time T_c .

② Will the path with the least delay fail?


③ Assume latches are used instead of flip flops

as in fig. (2). ($t_{su} = 40 \text{ ps}$, $t_h = 5 \text{ ps}$, $t_{ccq} = 52 \text{ ps}$, $t_{pcq} = 82 \text{ ps}$, $t_{pdq} = 82 \text{ ps}$)

a) Compute minimum cycle time T_c ?

b) How much time is borrowed at $C_T = T_c$?

c) If $T_c = 2000 \text{ ps}$, how much time is borrowed?



(b)

$$t_{pd} = 590 \text{ ps} + 60 \text{ ps} + 80 \text{ ps} + 70 \text{ ps}$$

FIGURE 10.6 Itanium 2 ALU self-bypass path ((a) © IEEE 2002.)

$$+ 2 \times 100 \text{ ps}$$

TABLE 10.2 Combinational logic delays

Element	Propagation Delay	Contamination Delay
Adder	590 ps	100 ps
Result Mux	60 ps	35 ps
Early Bypass Mux	110 ps	95 ps
Middle Bypass Mux	80 ps	55 ps
Late Bypass Mux	70 ps	45 ps
2-mm Wire	100 ps	65 ps

$$① T_c = t_{pcq} + t_{pd} + T_{csetup} + T_{cnw}$$

$$= 90 \text{ ps} + 100 + 62 \text{ ps} + 0 = 1152 \text{ ps}$$

$$② t_{hold} \leq t_{ccq} + t_{cd} \Rightarrow \text{no failure}$$

$$-10 \leq 75 + 45 = 120 \text{ ps}$$

$$③ a) T_c = t_{pcq_1} + t_{pd_1} + t_{q_2} + t_{pd_2}$$

$$= 82 \text{ ps} + 590 \text{ ps} + 82 \text{ ps} + 410$$

$$= 1164 \text{ ps}$$

$$b) T_{borrow} = t_{pcq_1} + t_{pd_1} - \frac{T_c}{2}$$

$$= 82 + 590 - \frac{1164}{2} = 90 \text{ ps}$$

$$c) 872 < \frac{T_c}{2} = 1000 \text{ ps} \rightarrow \text{no time is borrowed}$$

②





FIGURE 10.14 ALU self-bypass path with two-phase latches

InterConnect


InterConnect Modelling

lumped approximations:


① L-model




② T-model



③ T-model



Wire Resistance



$$R = \frac{\rho L}{A} = \frac{\rho L}{tW} = R_{\square} \frac{L}{W}$$

sheet resistance (R_{\square})

Example: Compute the sheet resistance of a $0.22\mu\text{m}$ thick Cu wire in a 65 nm process. Find the total resistance if the wire $0.125\mu\text{m}$ wide and 1 mm long.


Solution:

$$R_{\square} = \frac{\rho}{t} = \frac{2.2 \times 10^{-8}}{2.2 \times 10^{-7}} = 0.1 \Omega/\square$$

$$R = R_{\square} \frac{L}{W} = 0.1 \times \frac{1000}{0.125} = 800 \Omega$$


Example: A $10\times$ unit-sized inverter drives a $2\times$ inverter at the end of the 1 mm wire from the previous example. Suppose wire capacitance is $0.2\text{ fF}/\mu\text{m}$ and that a unit-sized nMOS transistor has $R = 10\text{ k}\Omega$ and $C = 0.1\text{ fF}$. Estimate the propagation delay using Elmore delay model, ignoring diffusion capacitance.

Solution:



$$T = R_{\text{driver}} \left(\frac{1}{2} C_w \right) + (R_{\text{driver}} + R_w) \left(\frac{1}{2} C_L + C_L \right)$$

$$= 1000 \times 100 \text{ fF} + (1000 + 800) (0.7 \text{ fF}) = \dots$$




Crosstalk

① Crosstalk Delay Effects

$B = 0 \rightarrow V_{DD}$
 $A = V_{DD} \rightarrow 0$


B	ΔV	$C_{eff}(A)$
Constant	V_{DD}	$C_{gnd} + C_{adj}$
Switching in the same direction as A	0	C_{gnd}
Switching opposite to A	$2V_{DD}$	$C_{gnd} + 2C_{adj}$



$C_{gnd} (\mu m)$

Example: Each wire in a pair of 1mm lines has capacitance 0.08 fF/ μm to ground and 0.12 fF/ μm to its neighbour. Each line is driven by an inverter with 1K Ω effective resistance. Estimate the contamination and propagation delays of the path. Neglect parasitic capacitance of the inverter and resistance of the wires.

Solution:



Contamination: min. delay
 propagation: max. delay

$$t_c = R_{driver} [C_{gnd}]$$

$$t_p = R_{driver} [2C_{adj} + C_{gnd}]$$


$$C_{adj} = 1mm(0.12 fF/\mu m)$$

$$C_{gnd} = 1mm(0.08 fF/\mu m)$$

② Crosstalk Noise Effects

a. Floating Victim (high impedance)

$$\Delta V_{victim} = \frac{C_{adj}}{C_{gnd-v} + C_{adj}} \Delta V_{aggressor}$$



b. Driven Victim

$$\Delta V_{victim} = \frac{C_{adj}}{C_{gnd-v} + C_{adj}} \frac{1}{1+K} \Delta V_{aggressor}$$

$$K = \frac{\tau_{aggressor}}{\tau_{victim}} = \frac{R_{aggressor} (C_{gnd-a} + C_{adj})}{R_{victim} (C_{gnd-v} + C_{adj})}$$

$$\Delta V_{aggressor}$$

