



Chapter 4 :- Combinational Logic Design


Combination Circuit :- A block of logic gates where each output is determined from present combination of inputs.



Analysis :-




Design :-




* Analysis :-

Example :-



Example 8-



$$F_1 = T_1 + T_3$$

$$= (A \cdot B \cdot C) + (T_2 \cdot \overline{T_7})$$

$$= A \cdot B \cdot C + [(A + B + C) \cdot \overline{(T_4 + T_5 + T_6)}]$$

$$= A \cdot B \cdot C + (A + B + C) \cdot (\overline{T_4} \cdot \overline{T_5} \cdot \overline{T_6})$$

$$= A \cdot B \cdot C + [(A + B + C) \cdot (\overline{A+B} \cdot \overline{A+C} \cdot \overline{B+C})]$$

$$= A \cdot B \cdot C + A \overline{B} \overline{C} + \overline{A} B \overline{C} + \overline{A} \overline{B} C$$

$$F_2 = T_7 = T_4 + T_5 + T_6$$

$$= A \cdot B + A \cdot C + B \cdot C$$

* Design :-

* Design Procedures :-

① Specification :-

- ① → read the problem carefully
- ② → Determine the number of inputs and outputs
- ③ → Assign symbols to inputs and outputs
- ④ → what the circuit should do

② Formulation :-

- ① → convert the specification into truth table
- ② → write the expression as SOM
POM

③ Logic minimization :-

- ① → minimize the expression using Kmap

④ Technology Mapping :-


- Draw the circuit

⑤ Verification :-

- test the circuit

Example 8- Design a combinational circuit that takes 3 bits input number and checks whether the number is prime or not.

(1)



(2)


x	y	z	F
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

(3)

$x \backslash yz$	00	01	11	10
0			1	1
1		1	1	

$$F = xz + \bar{x}y$$

(4)



(5)

$$(0.0) + (1.0) = 0 \quad \checkmark$$


x	y	z	F
0	0	0	0

$$(1.1) + (0.0) = 1 \quad \checkmark$$

x	y	z	F
1	0	1	1

Example: Design a BCD to Excess-3 Code Converter.

①




②

A	B	C	D	W	X	Y	Z
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	0
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	1	0
0	1	1	1	1	0	1	1
1	0	0	0	1	1	0	0
1	0	0	1	X	X	X	X
1	0	1	0	X	X	X	X
1	0	1	1	X	X	X	X
1	1	0	0	X	X	X	X
1	1	0	1	X	X	X	X
1	1	1	0	X	X	X	X
1	1	1	1	X	X	X	X


③

$$W = \sum_m(5, 6, 7, 8, 9) + \sum_d(10, 11, 12, 13, 14, 15)$$




$$W = A + BD + BC$$

$$X = \sum_m(1, 2, 3, 4, 9) + \sum_d(10, 11, 12, 13, 14, 15)$$




$$X = \overline{B}C + \overline{B}D + B\overline{C}\overline{D}$$

$$Y = \sum_m(0, 3, 4, 7, 8) + \sum_d(10, 11, 12, 13, 14, 15)$$



$$Y = \overline{C}\overline{D} + CD$$

$$Z = \sum_m(0, 2, 4, 6, 8) + \sum_d(10, 11, 12, 13, 14, 15)$$



$$Z = \overline{D}$$

$$W = A + BC + BD$$

$$W = A + B \cdot (C + D)$$

$$X = \bar{B}C + \bar{B}D + B\bar{C}\bar{D}$$


$$X = \bar{B} \cdot (C + D) + B \cdot \overline{(C + D)}$$

$$Y = \bar{C}\bar{D} + CD$$

$$Y = CD + \overline{(C + D)}$$

$$Z = \bar{D}$$



(4)



(5)

Example 8- Design a BCD to 7-segment Decoder


(1)




(2)

A	B	C	D	a	b	c	d	e	f	g
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1	1
1	0	1	0	0	0	0	0	0	0	0
1	0	1	1	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0
1	1	0	1	0	0	0	0	0	0	0
1	1	1	0	0	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0


$$a = \bar{A}\bar{C} + \bar{A}BD + A\bar{B}\bar{C} + B\bar{C}\bar{D}$$




$$b = \bar{A}\bar{B} + \bar{B}\bar{C} + \bar{A}\bar{C}\bar{D} + \bar{A}CD$$




$$c = \bar{A}B + \bar{B}\bar{C} + \bar{A}D$$




$$d = A\bar{B}\bar{C} + \bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}\bar{D}$$




$$e = \bar{B}\bar{C}\bar{D} + \bar{A}\bar{C}\bar{D}$$



$$f = A\bar{B}\bar{C} + \bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C}\bar{D}$$




$$g = A\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C}$$



Example - Design a combinational circuit that generate the 9's complement of a BCD digit?

BCD

9's complement



A	B	C	D	W	X	Y	Z
0	0	0	0	1	0	0	1
0	0	0	1	1	0	0	0
0	0	1	0	0	1	1	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	0	1
0	1	0	1	0	1	0	0
0	1	1	0	0	0	1	1
0	1	1	1	0	0	1	0
1	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0
1	0	1	0	1	x	x	x
1	0	1	1	1	x	x	x
1	1	0	0	x	x	x	x
1	1	0	1	x	x	x	x
1	1	1	0	x	x	x	x
1	1	1	1	x	x	x	x

$$9's \text{ complement of } 0 = 9 - 0 = 9$$

$$1 = 9 - 1 = 8$$

$$\vdots$$

$$W = \bar{A}\bar{B}\bar{C}$$

CD	00	01	11	10
AB	1	1		
00				
01				
11	x	x	x	x
10			x	x

$$X = B\bar{C} + \bar{B}C$$


CD	00	01	11	10
AB			1	1
00				
01	1	1		
11	x	x	x	x
10			x	x

$$Y = C$$

CD	00	01	11	10
AB			1	1
00				
01				
11	x	x	x	x
10			x	x

$$Z = \bar{D}$$

CD	00	01	11	10
AB	1			1
00				
01	1			1
11	x	x	x	x
10	1		x	x



* Binary adder and subtractors-

* addition :-

$$\begin{array}{r} 0 \\ + 0 \\ \hline 0 \quad 0 \\ \downarrow \quad \downarrow \\ \text{Carry} \quad \text{Sum} \end{array}$$

$$\begin{array}{r} 0 \\ + 1 \\ \hline 0 \quad 1 \\ \downarrow \quad \downarrow \\ c \quad s \end{array}$$

$$\begin{array}{r} 1 \\ + 0 \\ \hline 0 \quad 1 \\ \downarrow \quad \downarrow \\ c \quad s \end{array}$$

$$\begin{array}{r} 1 \\ + 1 \\ \hline 1 \quad 0 \\ \downarrow \quad \downarrow \\ c \quad s \end{array}$$


Half Adder :- Combinational circuit that perform addition of two bits

block diagram




Truth table

X	Y	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1




$$S = \bar{X}Y + X\bar{Y}$$

$$= X \oplus Y$$




$$C = X \cdot Y$$




circuit diagram

Full Adder :- Combinational circuit perform addition of 3-bits (FA)




block diagram


$$S = \bar{X}\bar{Y}Z + \bar{X}Y\bar{Z} + X\bar{Y}\bar{Z} + XYZ$$



$$C = YZ + X \cdot Z + X \cdot Y$$



X	Y	Z	S	C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



$$S = \bar{X}\bar{Y}Z + \bar{X}Y\bar{Z} + X\bar{Y}\bar{Z} + XYZ$$

$$= \bar{X}(\bar{Y}Z + Y\bar{Z}) + X(\bar{Y}\bar{Z} + YZ)$$

$$= \bar{X}(Y \oplus Z) + X(\overline{Y \oplus Z})$$


$$= \bar{X}W + X\bar{W}$$



$$= X \oplus W = X \oplus Y \oplus Z$$

$$C = \bar{X}YZ + X\bar{Y}Z + XY\bar{Z} + XYZ$$

$$= Z(\bar{X}Y + XY) + XY(\bar{Z} + Z)$$

$$= Z(X \oplus Y) + XY$$








Binary Adder — Addition Any number of bits

Example: 4-bit binary adder

$$\begin{array}{r}
 A \quad A_3 \ A_2 \ A_1 \ A_0 \\
 + B \quad + B_3 \ B_2 \ B_1 \ B_0
 \end{array}$$





* Binary Subtraction :-

$$A - B = A + 2^{\text{'s}} \text{ complement of } B$$

$$= A + 1^{\text{'s}} \text{ complement of } B + 1$$

Note :-


$$F = 1 \oplus X = \bar{X}$$



$$F = 0 \oplus X = X$$

$$A - B = A + 2^{\text{'s}} \text{ complement of } B$$

$$= A + 1^{\text{'s}} \text{ complement of } B + 1$$

$$= A + \bar{B} + 1$$






c_3 c_{out}
 0 1 } overflow
 1 0 }
 0 0 } no overflow
 1 1 }

* BCD Adder

$$\begin{array}{r}
 5 \\
 + 4 \\
 \hline
 9
 \end{array}
 \quad
 \begin{array}{r}
 101 \\
 + 100 \\
 \hline
 1001
 \end{array}
 \text{ valid}$$


$$\begin{array}{r}
 01 \\
 + 5 \\
 + 5 \\
 \hline
 101 \\
 + 100 \\
 \hline
 1010
 \end{array}
 \text{ not valid}$$



* Binary Multiplier:-

$$\left. \begin{array}{l} 0 \times 0 = 0 \\ 1 \times 0 = 0 \\ 0 \times 1 = 0 \\ 1 \times 1 = 1 \end{array} \right\} \text{AND operation}$$

Example :- Design a 2-bit x 2 bit binary multiplier



$$\begin{array}{r} 11 \\ 3 \times 3 = 9 \end{array} \rightarrow 1001$$

4-bit

$$C_0 = A_0 B_0$$

$B_1 B_0$	00	01	11	10
$A_1 A_0$				
00				
01		1	1	
11		1	1	
10				

$$C_1 = \bar{A}_1 A_0 B_0 + A_1 \bar{A}_0 B_0 + A_1 B_1 B_0 + A_1 A_0 B_1 \bar{B}_0$$

$B_1 B_0$	00	01	11	10
$A_1 A_0$				
00				
01		1	1	
11		1	1	1
10		1	1	

$$C_2 = A_1 \bar{A}_0 B_1 + A_1 B_1 \bar{B}_0$$

$B_1 B_0$	00	01	11	10
$A_1 A_0$				
00				
01				
11			1	1
10			1	



$$C_3 = A_1 A_0 B_1 B_0$$

$B_1 B_0$	00	01	11	10
$A_1 A_0$				
00				
01				
11			1	
10				


$A_1 A_0$	$B_1 B_0$	C_3	C_2	C_1	C_0
00	00	0	0	0	0
00	01	0	0	0	0
00	11	0	0	0	0
00	10	0	0	0	0
01	00	0	0	0	0
01	01	0	0	0	1
01	11	0	0	1	0
01	10	0	0	1	1
11	00	0	0	0	0
11	01	0	0	1	0
11	11	0	1	0	0
11	10	0	1	0	0
10	00	0	0	0	0
10	01	0	0	1	1
10	11	0	0	0	0
10	10	0	0	0	1

an efficient method

Example- 2-bit X 2-bit binary adder




Example 8 Design 4-bit \times 3-bit multiplier



$7 * 15 = 105$
↓
4-bit

		B_3	B_2	B_1	B_0
			A_2	A_1	A_0
		$A_0 B_3$	$A_0 B_2$	$A_0 B_1$	$A_0 B_0$
+		$A_1 B_3$	$A_1 B_2$	$A_1 B_1$	$A_1 B_0$
					—
+	$A_2 B_3$	$A_2 B_2$	$A_2 B_1$	$A_2 B_0$	—
					—




multiplicand


→ B → degree of adder

multiplier → A → number of adders

Magnitude Comparator:-



Example:- Design a 1 bit magnitude comparator.



A ₀	B ₀	G	L	E	
0	0	0	0	1	m ₀
0	1	0	1	0	m ₁
1	0	1	0	0	m ₂
1	1	0	0	1	m ₃

L

B ₀	A ₀	
0	0	
0	1	1
1	0	
1	1	

$$L_0 = \bar{A}_0 B_0$$

G

B ₀	A ₀	
0	0	
0	1	
1	0	1
1	1	

$$G_0 = A_0 \bar{B}_0$$

E


B ₀	A ₀	
0	0	
0	1	1
1	0	
1	1	1

$$E = \bar{A}_0 \bar{B}_0 + A_0 B_0$$


$$L_0 + G_0 = \bar{A}_0 B_0 + A_0 \bar{B}_0 = A_0 \oplus B_0$$

$$E = \bar{A}_0 \bar{B}_0 + A_0 B_0 = \overline{(A_0 \oplus B_0)}$$

$$= \overline{(L_0 + G_0)}$$



Example: Design a 3-bit magnitude Comparator



A_2, A_1, A_0

B_2, B_1, B_0

$$A = B \Leftrightarrow (A_2 == B_2) \wedge (A_1 == B_1) \wedge (A_0 == B_0) = E_2 \cdot E_1 \cdot E_0$$

$$A > B \Leftrightarrow (A_2 > B_2) \vee (A_2 == B_2) \wedge (A_1 > B_1) \vee (A_2 == B_2) \wedge (A_1 == B_1) \wedge (A_0 > B_0)$$


$$A < B \Leftrightarrow (A_2 < B_2) \vee (A_2 == B_2) \wedge (A_1 < B_1) \vee (A_2 == B_2) \wedge (A_1 == B_1) \wedge (A_0 < B_0)$$

Example 2 Design 4-bit X 4-bit equality comparator


$A = A_3 A_2 A_1 A_0$

$B = B_3 B_2 B_1 B_0$


$$A=B \Leftrightarrow (A_3=B_3) \text{ AND } (A_2=B_2) \text{ AND } (A_1=B_1) \text{ AND } (A_0=B_0)$$



* **Decoder** = combinational circuit that has n inputs and 2^n outputs.




Example 8- Design a 2-to-4 decoder



Block Diagram

	X	Y	D ₀	D ₁	D ₂	D ₃
m ₀	0	0	1	0	0	0
m ₁	0	1	0	1	0	0
m ₂	1	0	0	0	1	0
m ₃	1	1	0	0	0	1


$$D_0 = \bar{X}\bar{Y} = m_0 \quad D_1 = \bar{X}Y = m_1 \quad D_2 = X\bar{Y} = m_2 \quad D_3 = XY = m_3$$



Circuit Diagram

Outputs are minterms

Example 8- Design 3x8 Decoder



Outputs are minterms


X	Y	Z	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

$$D_0 = \bar{x}\bar{y}\bar{z} \quad D_1 = \bar{x}\bar{y}z$$

$$D_2 = \bar{x}y\bar{z} \quad D_3 = \bar{x}yz$$

$$D_4 = x\bar{y}\bar{z} \quad D_5 = x\bar{y}z$$

$$D_6 = xy\bar{z} \quad D_7 = xyz$$



Example:- Implement the following function using decoder.

$$F_1(x,y) = \sum(0,3), \quad F_2(x,y) = \sum(0,1,2), \quad F_3(x,y) = \prod(0,3)$$

$$F_1 = m_0 + m_3$$

OR gate

Sum of minterms

$$F_2 = m_0 + m_1 + m_2, \quad F_3 = \prod(0,3)$$

OR gate
Sum of minterms


$$\bar{F}_3 = \sum(0,3)$$

$$\bar{F}_3 = m_0 + m_3$$

$$\therefore F_3 = \bar{\bar{F}_3} = \overline{(m_0 + m_3)}$$


NOR gate

Complement of sum of minterms



Active High decoder


outputs are minterms



x	y	D ₀	D ₁	D ₂	D ₃
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1


$$D_0 = \bar{x}\bar{y}, D_1 = \bar{x}y, D_2 = x\bar{y}, D_3 = xy$$

$$F(x,y) = \sum(0, 3)$$



Active low decoder

outputs are maxterms




x	y	D ₀	D ₁	D ₂	D ₃
0	0	0	1	1	1
0	1	1	0	1	1
1	0	1	1	0	1
1	1	<u>1</u>	<u>1</u>	<u>1</u>	0

$$D_0 = x+y = M_0 = (\bar{x} \cdot \bar{y}) = \bar{m}_0$$

$$D_1 = M_1 = x+\bar{y} = (\bar{x} \cdot y) = \bar{m}_1$$

$$g(x,y) = \pi(0, 3)$$



To implement a sum of minterms function using active low, we just use **NAND**

