Chapter 9 Asynchronous Sequential Logic





STUDENTS-HUB.com

Chapter 9 Asynchronous Sequential Logic

9-5 <u>Reduction of State and Flow Tables</u>

9-6 <u>Race-Free State Assignment</u>

9-7 Hazards

9-8 <u>Design Example</u>



STUDENTS-HUB.com

• Synchronous Sequential Circuits The change of internal state occurs in response to the synchronized clock pulse.

Memory elements are clocked flip-flops.

Asynchronous Sequential Circuits
 The change of internal state occurs when there is a change in the input variables.
 Memory elements are unclocked flip-flops or time-delay elements.



Synchronous Sequential Circuits

Timing problems are eliminated by triggering all flip-flops with pulse edge.

Asynchronous Sequential Circuits

Care must be by to ensure that
stable evento ensure that
each new state is
her speed
More economicaleach new state is
exists.



Asynchronous Sequential Circuits

When an input variable changes in value, the y secondary variables do not change instantaneously.



Fig. 9-1 Block Diagram of an Asynchronous Sequential Circuit

STUDENTS-HUB.com

Asynchronous Sequential Circuits

In steady-state condition, the y's and the Y's are the same, but during transition they are not.



Fig. 9-1 Block Diagram of an Asynchronous Sequential Circuit

STUDENTS-HUB.com

fundamental mode

fundamental mode :Only one input variable can change at any one time and the time between two input changes must be longer than the time it takes the circuit to reach a stable state.



Transition Table



 $Y_1 = xy_1 + x'y_2$ $Y_2 = xy'_1 + x'y_2$

STUDENTS-HUB.com

Transition Table

 $Y_1 = xy_1 + x'y_2$

$$Y_2 = xy'_1 + x'y_2$$



STUDENTS-HUB.com

Transition Table For a state to be stable, the

value of Y must be the same as that of $y = y_1y_2$



STUDENTS-HUB.com



STUDENTS-HUB.com

Transition Table

Consider the square for x = 0and y = 00. It is stable.

x changes from 0 to 1.

The circuit changes the value of *Y* to 01. The state is unstable.

The feedback causes a change in *y* to 01. The circuit reaches stable.



(c) Transition table

STUDENTS-HUB.com

Transition Table

In general, if a change in the input takes the circuit to an unstable state, y will change until it reaches a stable state.



(c) Transition table

STUDENTS-HUB.com

Flow Table





Flow Table

x

1

STUDENTS-HUB.com

Flow Table

It is called primitive flow table because it has only one stable state in each row.





(b) Two states with two inputs and one output

It is a flow table with more than one stable state in the same row.

STUDENTS-HUB.com

Flow Table





STUDENTS-HUB.com



STUDENTS-HUB.com

Race Conditions

Noncritical Race: Two or more binary state variables State variables ehange frame a response to a change to 11. The possible trans could be It is a noncritical race. The

00	11	
00	01	11
00	10	11

It is a noncritical race. The final stable state that the circuit reaches does not depend on the order in which the state variables change.

х

Race Conditions

Critical Race: State variables change from 00 to 11. The possible transition could be



00110001110010

It is a critical race. The final stable state depends on the order in which the state variables change.

(b) Possible transitions:

STUDENTS-HUB.com

Race Conditions

It states and the When a circuit goes through a unique sequence of unstable states, it is said to have a *cycle*. The sequence is as follows,

00 01 11

*y*₁*y*₂ 00 0100 10 (c) Unstable

Cycle

Stability Consideration



STUDENTS-HUB.com

SR Latch

The circuit diagram and truth table of the SR latch are shown as follows,



STUDENTS-HUB.com

SR Latch

The circuit diagram of the SR latch can be redrawn as follows,



STUDENTS-HUB.com

SR Latch Y = [(S+y)' + R]' = (S+y)R' = SR' + R'y SR' + SR = S(R' + R) = S SR = 0 SR' = S

 $\implies Y = SR' + R'y = S + R'y \quad \text{when } SR = 0$



Y = O

STUDENTS-HUB.com

Analysis Example

 $S_1 = x_1 y_2$ $S_2 = x_1 x_2$ $R_1 = x'_1 x'_2$ $R_2 = x'_2 y_1$ $S_1 R_1 = x_1 y_2 x'_1 x'_2 = 0$ $S_2 R_2 = x_1 x_2 x'_2 y_1 = 0$



STUDENTS-HUB.com

Analysis Example



STUDENTS-HUB.com

Latch Excitation Table

A table that lists the required inputs *S* and **R** for each of the possible transitions from *y* to *Y*

The first two columns list the four possible transitions from y to Y.



(b) Latch excitation table

The next two columns specify the required input values that will result in the specified transition.

Implementation Example



y	Y	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	1

(b) Latch excitation table



STUDENTS-HUB.com

Implementation Example

$$S = x_1 x'_2 \qquad R = x'_1$$

Circuit with NOR latch

Circuit with NAND latch





STUDENTS-HUB.com

Design Example

Design a gated latch circuit with t and D (data), and one output Q.

Gated-Latch Total States

	Inputs C		Output	
State	D	G	Q	comments
а	0	1	0	D = Q because $G = 1$
b	1	1	1	D = Q because $G = 1$
С	0	0	0	After state a or d
d	1	0	0	After state c
е	1	0	1	After state b or f
f	0	0	1	After state <i>e</i>

STUDENTS-HUB.com

Uploaded By: Jibreel Bornat

te)

Design Example

	Inp	uts	Output	
State	D	G	Q	
a	0	1	0	
b	1	1	1	C
С	0	0	0	
d	1	0	0	
е	1	0	1	and a
f	0	0	1	1



STUDENTS-HUB.com

9-4 Reduction Primitive Floy Primitive Floy Control of the columns DG D









STUDENTS-HUB.com

Reduction of the Primitive Flow Table









STUDENTS-HUB.com

Transition Table and Logic Diagram



STUDENTS-HUB.com

Circuit With SR Latch



STUDENTS-HUB.com

Assigning Output to Unstable States

- 1. Assign a 0 to an output variable associated with an unstable state that is a transient state between two stable states that have a 0 in the corresponding output variable.
- 2. Assign a 1 to an output variable associated with an unstable state that is a transient state between two stable states that have a 1 in the corresponding output variable.
- 3. Assign a don't-care condition to an output variable associated with an unstable state that is a transient state between two stable states that have different values in the corresponding output variable.



Equivalent States

Two states are equivalent if for each possible input, they give exactly the same output and go to the same next states or to equivalent next states.

The characteristic of equivalent states is that if (a,b) imply (c,d) and (c,d) imply (a,b), then both pairs of states are equivalent.



Implication Table

Two states are equivalent if for each possible input, they give exactly the same output and go to the same next states or to equivalent next states.

The characteristic of equivalent states is that if (a,b) imply (c,d) and (c,d) imply (a,b), then both pairs of states are equivalent.





STUDENTS-HUB.com

Implied Pairs



STUDENTS-HUB.com



STUDENTS-HUB.com

The primary objective in choosing a proper binary state assignment is the prevention of critical races.

Critical races can be avoided by making a binary state assignment in such a way that only one variable changes at any given time when a state transition occurs in the flow table.



Three-Row Flow-Table Example



STUDENTS-HUB.com

Uploaded By: Jibreel Bornat

Three-Row Flow-Table Example



STUDENTS-HUB.com

Uploaded By: Jibreel Bornat

Multiple-Row Method

In the multiple-row assignment, each state in the original flow table is replaced by two or more combinations of state variables.



STUDENTS-HUB.com



STUDENTS-HUB.com

Hazards are unwanted switching transients that may appear at the output of a circuit because different paths exhibit different propagation delays.

Hazards occur in combinational circuits, where they may cause a temporary false-output value.

When hazards occur in sequential circuits, it may result in a transition to a wrong stable state.



Hazards in Combinational Circuits



STUDENTS-HUB.com

Hazards in Combinational Circuits



STUDENTS-HUB.com

Hazards in Combinational Circuits



(a) $Y = x_1 x_2 + x'_2 x_3$

The hazard exists because the change of input results in a different product term covering the two minterms.



STUDENTS-HUB.com

Hazards in Combinational Circuits



(b) $Y = x_1 x_2 + x'_2 x_3 + x_1 x_3$

The remedy for eliminating a hazard is to enclose the two minterms in question with another product term that overlap both grouping.



STUDENTS-HUB.com

Hazards in Combinational Circuits



STUDENTS-HUB.com

Implementation with SR Latches

Consider a NAND ST Boolean functions fo

S = AB + CD

Since this is a NAND latch, we apply the complemented values to the inputs:

R = A'C

S = (AB + CD)' = (AB)' (CD)'

R = (A'C)'

Q = (Q'S)' = [Q'(AB)'(CD)']'



Implementation with SR Latches Q = (Q'S)' = [Q'(AB)'(CD)']'



STUDENTS-HUB.com

The Recommended Procedure

- 1. State the design specifications
- 2. Derive a primitive flow table
- 3. Reduce the flow table by merging the rows
- 4. Make a race-free binary state assignment
- 5. Obtain the transition table and output map
- 6. Obtain the logic diagram using SR latch



Design Specifications

It is necessary to design a negative-edgetriggered flip-flop. The circuit has two inputs, *T* (toggle) and *C* (clock), and one output, *Q*.



Primitive Flow Table

Specification of Total States

	Inputs		Output			
State	T	С	Q	Comments		
а	1	1	0	Initial input is 0		
b	1	0	1	After state a		
С	1	1	1	Initial input is 1		
d	1	0	0	After state c		
е	0	0	0	After state <i>d</i> or <i>f</i>		
f	0	1	0	After state <i>e</i> or <i>a</i>		
g	0	0	1	After state <i>b</i> or <i>h</i>		
ħ	0	1	1	After state g or c		

STUDENTS-HUB.com

Primitive Flow Table

9-8 Design Example

TC11 00 01 10 b, – a), 0 f ,a . **b**, 1 b с,g ,-- ,h ,-(c), 1 C d , -- , **d**, 0 d a ,e, -- , e), 0 f ,d ,e - , -(f), 0e ,f a ,-- , g, 1 g h ,b ,-- , h **(***h***)**, 1 g ,c , -- , -

Primitive Flow Table



STUDENTS-HUB.com

Implication Table

b	a,c×		_				
с	×	b , d $ imes$					
d	b , d $ imes$	×	$a, c \times$		_		
е	b , $d \times$	e,g× b,d×	$f,h \times$	>		_	
f	~	e,g× a,c×	$f,h \times a,c \times$	~	\checkmark		
g	$f,h \times$	\checkmark	b , d $ imes$	e , g $ imesb , d imes$	×	e , g $ imesf , h imes$	0
h	$f,h \times a,c \times$	\checkmark	~	d , e \times c , f \times	$e,g \times f,h \times$	Х	<i></i>
	а	b	С	d	е	f	g

Merging the Flow Table

9-8 Design Example

The compatible pairs:

(a,f) (b,g) (b,h) (c,h) (d,e) (d,f) (e,f) (g,h)



STUDENTS-HUB.com

Merging the Flow Table



The maximal compatible set: (*a*, *f*) (*b*, *g*, *h*) (*c*, *h*) (*d*, *e*, *f*)



STUDENTS-HUB.com



STUDENTS-HUB.com

State Assignment and Transition Table



STUDENTS-HUB.com

Logic Diagram





(b)
$$R_1 = y_2 T'C' + y'_2 TC$$





(d) $R_2 = y_1 TC'$



STUDENTS-HUB.com

Logic Diagram



STUDENTS-HUB.com

Uploaded By: Jibreel Bornat