


*Decoder with Enable(E) :-

E → high level :- If Enable is zero then all outputs are zero regardless of the inputs (x,y)
 If Enable is one then the outputs are the minterms
 → low level :- If Enable is one all the outputs are zero regardless of the inputs.




E	X	Y	D ₀	D ₁	D ₂	D ₃
0	0	0	0	0	0	0
0	0	1	0	0	0	0
0	1	0	0	0	0	0
0	1	1	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

active high enable


E	X	Y	D ₀	D ₁	D ₂	D ₃
0	X	X	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

Example 2- Design 2x4 active high decoder with active low enable 2-



E	X	Y	D ₀	D ₁	D ₂	D ₃
1	X	X	0	0	0	0
0	0	0	1	0	0	0
0	0	1	0	1	0	0
0	1	0	0	0	1	0
0	1	1	0	0	0	1

Example 3- Design a 2x4 active low decoder active low Enable



E	X	Y	M ₀	M ₁	M ₂	M ₃
1	X	X	1	1	1	1
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	0


Example 8- Implement the full adder using decoder

$$S = \Sigma(1, 2, 4, 7)$$


$$C = \Sigma(3, 5, 6, 7)$$

X	Y	Z	S	C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

we can design the full adder using 3-8 decoder




we can implement the 3-8 decoder using 2-4 decoder using the enable input



if $X=0$ then E_1 will be 1 and Decoder 1 will work
and if $X=1$ then E_2 will be 1 and Decoder 2 works

Example- Design a 4X16 Decoder using 2X4 decoders



to implement 4X16 using
2X4 decoders we need

$$\frac{16}{4} = 4 \text{ decoder (2x4)} \\ \text{at least}$$

we need **5**


W	X	Y	Z
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1

Decoder(1)


Decoder(2)

Decoder(3)


Decoder(4)



Example:- Implement the following function using 2x4 decoder.
 $F(A, B, C, D) = \sum(0, 2, 4, 15)$




* Encoder:- Inverse operation of decoder



4 X 2 Encoder

inputs outputs



D ₀	D ₁	D ₂	D ₃	X	Y
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1

from the truth table

$$X = D_2 + D_3$$


$$Y = D_1 + D_3$$

This type of Encoder has two problems (Limitations)

- ① If all inputs ($D_0 - D_3$) are Zero
- ② If more than one input is 1

Thus the term "priority Encoder" is introduced with (V) valid output


*** priority Encoder**




D_0	D_1	D_2	D_3	X	Y	V
0	0	0	0	X	X	0
1	0	0	0	0	0	1
0	1	0	0	0	1	1
0	0	1	0	1	0	1
0	0	0	1	1	1	1

If $D_2 = 1$ the output is (1 0) regardless of the values of D_1 and D_0 .


If $D_3 = 1$ the output is (1 1) regardless of the values of D_2 , D_1 and D_0 .




$$X = D_2 + D_3$$



$$Y = D_3 + D_1 D_2$$




$$V = D_0 + D_1 + D_2 + D_3$$



Priority Encoder


* Multiplexer (Mux) is a combination circuit that

- Multiple data inputs (2^n) to select from
- An n -bit select inputs (s) used for control
- one output (y)



Just one of the data inputs directed to the output based on the value of s


Example - Design a 2×1 mux



if $s = 0$

$F = I_0$

else $s = 1$




Truth table

s	d ₀	d ₁	y
0	0	X	d ₀ = 0
0	1	X	d ₀ = 1
1	X	0	d ₁ = 0
1	X	1	d ₁ = 1

Example 8 - 4 X 1 Mux

2 → 5



if $s_1 s_0 = 00$

$$F = I_0$$


else if $s_1 s_0 = 01$

$$F = I_1$$


else if $s_1 s_0 = 10$

$$F = I_2$$

else $F = I_3$




or




Example:- implement the following function using
 Mux. $F(x, y, z) = \sum(1, 2, 6, 7)$

x	y	z	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1



Example:- implement the following function using 8x1 and
 4x1 Mux. $F(A, B, C) =$

A	B	C	F
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1




A	B	C	
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

$$F = \bar{C}$$

$$F = C$$




$$F = 0$$

$$F = 1$$






Example: Implement $F(A, B, C) = \sum(0, 3, 6, 7)$ using 2x1 Mux.

A	B	C	F
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1



Example: Implement the $F(A, B, C, D) = \sum(0, 2, 4, 5, 6, 10, 14, 15)$ using 4X1 Mux.

A	B	C	D	F
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	1
1	1	1	1	1



$CD=11$

A B	F
0 0	0
0 1	0
1 0	0
1 1	1



$CD=00$

A B	F
0 0	1
0 1	1
1 0	0
1 1	0

$$F = \bar{A}$$

$CD=01$

A B	F
0 0	0
0 1	1
1 0	0
1 1	0





$CD=10$


A B	F
0 0	1
0 1	1
1 0	1
1 1	1

$$F = 1$$


* Building larger Multiplexer




* Demultiplexer (Demux)




Demux 1 X 4




x	y	
0	0	$A = F$
0	1	$B = F$
1	0	$C = F$
1	1	$D = F$



* Demultiplexer = Decoder with Enable




* Three (Tri) state buffer :-



buffer (normal)

$$F = X$$

Normal buffer





if $E = 1$ (short circuit)

$$F = Y$$

else $F = Z$ (open circuit)

Three state buffer

Example: Design a 2X1 mux using buffer (Three state)



$$S = 0 \quad F = I_0$$

$$S = 1 \quad F = I_1$$

Example:- Design a 4-1 Mux using Three state buffer.

