

ENEE236 Analog Electronics

T3: Diode Applications

Diode large – signal application

1) Diode clipper circuit



- a) assume the diode is on
replace it with short circuit

$$i_D(t) > 0$$

$$i_D(t) = \frac{V_i(t)}{R_L} > 0$$



$$\therefore V_i(t) > 0$$

$\therefore$ when $V_i(t) > 0$, the diode
is on and $V_o(t) = V_i(t)$



$\therefore$ when $V_i(t) < 0$, the diode is off and $V_o(t) = 0$.

$$V_o(t) = 0.$$






$\therefore$ the clipper circuit used to eliminate portion of the input signal .

Example

a) assume that the diode is on

$\rightarrow$ replace it with short circuit $V_i(t)$

$$i_D > 0$$



$$i_D(t) = \frac{V_i(t) - 10}{R_L} > 0$$

$$i_D(t) = \frac{V_i(t) - 10}{R_L} > 0$$



$$\therefore V_i(t) - 10 > 0$$

$$\therefore V_i(t) > 10$$



$\therefore$ when $V_i(t) > 10 \text{ V}$, the diode is on and $V_o(t) = V_i - 10$

and also we can prove that when $V_i(t) < 10 \text{ V}$, the diode is off

$$\therefore V_o(t) = 0$$



The output



Second Method


assume that the diode is off ,replace it with open circuit

$$V_D(t) < 0$$

$$V_D(t) = -10 + V_i$$

$$V_i(t) < 10 \text{ V}$$



∴ when $V_i(t) < 10 \text{ V}$, the diode is off and $V_O(t) = 0$




ENEE236 – Analog Electronics

Limiters (=Clipping circuits) (1)

Example: Calculate and sketch $V_O(t)$ using simplified diode model



1) Assume diode is ON, so we replace it by 0.7 V and $i_D(t)$ must be > 0



$$5\text{V} - 0.7\text{V} - i_D(t) \cdot R - V_i(t) = 0$$
$$i_D(t) \cdot R = 4.3\text{V} - V_i(t)$$

$$i_D(t) = \frac{4.3\text{V} - V_i(t)}{R} > 0$$

ENEE236 – Analog Electronics

Limiters (=Clipping circuits) (2)

$\therefore 4.3\text{V} - V_i(t) > 0$
 $\Rightarrow V_i(t) < 4.3\text{V}$

when $V_i(t) < 4.3\text{ V}$ diode is ON and
 $V_o(t) = 4.3\text{V}$

2) Otherwise, When $V_i(t)$ is $> 4.3\text{ V}$, Diode will be off and it is replaced by open circuit

$\Rightarrow V_i(t) > 4.3\text{V}$
 $V_o(t) = V_i(t)$

ENEE236 – Analog Electronics

Limiters (=Clipping circuits) (3)

when $V_i(t) < 4.3\text{V}$, diode is ON & $V_o(t) = 4.3\text{V}$
when $V_i(t) > 4.3\text{V}$, diode is off & $V_o(t) = V_i(t)$

v_i

V_p

$V_o(t)$

4.3V


0

t

ENEE236 – Analog Electronics

Circuit Containing Two diodes

Example: Calculate and sketch $V_o(t)$ using ideal diode model




Since the circuit contains two diodes, each of them can be either On or Off,

→ then there is 4 possible combinations for the states of D1 and D2

ENEE236 – Analog Electronics

- 1) Assume D1 is ON and D2 is OFF
 $i_{D1}(t) > 0$

$$i_{D1}(t) = \frac{V_i(t) - 5}{R} > 0$$




when $V_i(t) > 5V$, $V_o(t) = 5V$

ENEE236 – Analog Electronics

2) Assume D2 is ON and D1 is OFF

$$i_{D2}(t) > 0$$

$$i_{D2}(t) = \frac{-V_i(t) - 5}{R} > 0$$



when $V_i(t) < -5V$, $V_o(t) = -5V$

ENEE236 – Analog Electronics


3) Assume D1 & D2 are ON

$V_o = +5V$??

$V_o = -5V$??

?


This is invalid configuration and impossible to occur




ENEE236 – Analog Electronics

4) Assume D1 & D2 are both OFF


$V_o(t) = V_i(t)$




This occurs for the remaining part of the input voltage waveform:
 $-5V < V_i(t) < 5V$



Limiter For protection




What happens if input is as shown below?




Summary of Clipper Circuits

Simple Series Clippers (Ideal Diodes)



POSITIVE



NEGATIVE





Biased Series Clippers (Ideal Diodes)





Summary of Clipper Circuits

Simple Parallel Clippers (Ideal Diodes)





Biased Parallel Clippers (Ideal Diodes)



Clampers

Function: A Clamper shifts the input waveform up or down (adds a dc offset) while keeping its shape and peak to peak value unchanged.



It consists of a diode and capacitor (and maybe a series dc source) that can be combined to “clamp” an AC signal to a specific DC level and supply it to the load R



Steps for Clamper Circuit Analysis

- 1) Start analysis by examining the portion of input that will forward bias the diode
- 2) During diode On period, assume that the cap is charged instantaneously to a voltage level defined by surrounding network
- 3) During OFF period, assume the cap holds the established voltage level (i.e. it behaves as constant dc voltage source)
- 4) Consider value and polarity of V_o
- 5) Check that total swing (peak to peak) of output equal swing of input.


Example of Clamping circuit



Diode is ideal , $V_c(0^-) = 0$

1) at $t = 0^+$


$V_i(0^+) = 10V$; $V_c(0^+) = V_c(0^-) = 0$




$\therefore V_D(0^+) = 10V$, $\therefore$ Diode is on and then replaced with short circuit

In the interval $t_1 > t > 0^+$

► $V_i = 10V$, Diode is on (short)



$V_o(t) = 0$



and the capacitor charges toward $+10V$ in $5\tau = 5R_{eq}C = 0$

In the interval $t_2 > t > t_1$

$$V_i = -10 \text{ V}$$


The diode is off and replaced
with open circuit

$$\triangleright \therefore V_o(t) = -V_c(t) - 10$$


$$\triangleright V_o(t) = -10 - 10$$



$$V_o(t) = -20 \text{ V}$$

We must choose $RC \gg (t_2 - t_1)$
so that $V_c(t) \equiv 10 \text{ V}$ in this interval





The output







ENEE236 – Analog Electronics

Cap is charged to 10V with shown polarity due to diode forward current $V_o(t) = 0\text{ V}$




2) for $t_2 < t < t_3$ voltage source reverses polarity, $V_i(t) = +5\text{V}$ while Cap keeps its charge $V_c = 10\text{V}$

ENEE236 – Analog Electronics



KVL around the loop: $10 + 5 + V_D(t) = 0$
 $\Rightarrow V_D(t) = -15\text{ V} < 0, \therefore$ diode is OFF



$V_o(t) = -V_D(t) = 15\text{ V}$

ENEE236 – Analog Electronics


Afterwards for any value of the given $V_i(t)$ diode remains OFF and $V_o(t) = V_i(t) + 10$

∴ the clamper charges a cap and uses this charge to add up to the input to shift it up or down (i.e. add dc offset)

Important Note



For Proper Clamping action , $\tau_{discharge}$ must be large enough (at least 10 times the period of the input waveform)

$$\tau_{discharge} = R.C > 10(t_1 + t_2)$$



ENEE236 – Analog Electronics

More DC offset can be added using external voltage source



1) When $V_i = +7\text{ V}$

$$7 - V_C(t) - V_X = 0$$

$$\therefore V_C(t) = 7 - 3 = 4\text{ V}$$

$$\Rightarrow V_o(t) = V_X = 3\text{ V}$$

2) for $V_i = -10\text{ V}$


$$-10 - 4 - V_D(t) - 3 = 0$$

$$\Rightarrow V_D(t) = -17\text{ V} < 0 \text{ and diode is OFF}$$

$$\Rightarrow V_o(t) = V_i(t) - V_C(t)$$

$$= V_i(t) - 4$$

$$= -10 - 4 = -14\text{ V}$$



ENEE236 – Analog Electronics

For Self study

Biased Clamper Circuits


The input signal can be any type of waveform such as a sine, square, or triangle wave.

The circuit diagram shows a biased clamper circuit. It consists of an input voltage v_i connected to a capacitor C . The other end of the capacitor is connected to a diode (pointing towards the output) and a 10 V DC source (positive terminal towards the diode). The output v_o is taken across a resistor R connected to the diode and the DC source.

The DC source lets you adjust the DC clamping level.

The top graph shows the input voltage v_i as a sine wave with a peak-to-peak voltage of 20 V, ranging from -20 V to +20 V. The bottom graph shows the output voltage v_o as a sine wave that is clamped to a level of +30 V during the positive half-cycle of the input. The output v_o is 0 V during the negative half-cycle of the input.

Summary of Clamper Circuits



3) Voltage Multiplier



D_1 and D_2 are ideal

$$V_{c1}(0^-) = V_{c2}(0^-) = 0$$

A) at $t = 0^+$

$$V_i(0^+) > 0 \quad V_{c1}(0^+) = V_{c2}(0^+) = 0$$

$$V_{D1}(0^+) > 0V \therefore D_1 \text{ on}$$


$$\text{and } V_{D2}(0^+) < 0V \therefore D_2 \text{ off}$$

B) in the interval $t_1 > t > 0$


$$V_{c1}(t) = V_i(t)$$

The capacitor C_1 charges towards V_m


$$\text{at } t_1 ; V_c(t_1) = V_m$$




- C) at $t = t_1^+$
 $V_{c1}(t_1^+) = V_m$
 $V_i(t_1^+) < V_m \therefore D_1$ is off, and D_2 is on




- D) in the interval $t_2 > t > t_1$
 C_2 charges toward $2V_m$
at $t = t_2$
 $V_{c2}(t_2) = 2V_m$
 $V_{c2}(t_2) = -V_i(t_2) + V_m$
 $V_{c2}(t_2) = V_m + V_m = 2V_m$




- E) at $t = t_2^+$
 D_2 is off, D_1 is off
 $V_{c1}(t_2^+) = V_m$
 $V_{c2}(t_2^+) = 2V_m$



Voltage Tripler



Voltage Quadrupler



Electric Bug Zapper

