

ENEE2360 Analog Electronics

T9: Field Effect Transistor- FET


Instructor : Nasser Ismail

2

FET Vs conventional Transistors (BJT)

Advantages

- 1- High input impedance ; $\sim 100 M\Omega$!
- 2- Fewer steps in manufacturing process.
- 3- More devices can be packaged into smaller area for integrated circuit IC



Disadvantages

- 1- Low values of voltage gain.
- 2- Poor high frequency performance.
- 3- Sensitivity to Electro-static Discharge (ESD) and special handling is required.



FET Types:

Field Effect Transistor
FET

Junction Field Effect Transistor
JFET

Metal Oxide Semiconductor FET
MOSFET

Depletion
Type

Enhancement
Type

P-Channel

n-Channel



P-Channel

n-Channel



P-Channel

n-Channel




Junction Field Effect Transistor JFET


JFET construction:

- ✓ Reverse biasing the gate to source junctions causes the formation of the depletion region
- ✓ The drain has the proper polarity with respect to the source to establish the drain current I_{DS}
- ✓ The value of I_{DS} depends on the width of the channel.
- ✓ The width of the channel is controlled by reverse biasing the pn-junctions between gate and source .
- ✓ If the channel width increases I_{DS} increases .

n-channel JFET




Operation of a JFET




http://www.learnabout-electronics.org/fet_03.php


N-Channel JFET Operation



(a) Bias is zero and depletion layer is thin; low-resistance channel exists between the drain and the source




(b) Moderate gate-to-channel reverse bias results in narrower channel





(c) Bias greater than pinch-off voltage; no conductive path from drain to source

The nonconductive depletion region becomes thicker with increased reverse bias.
(Note: The two gate regions of each FET are connected to each other.)

JFET Circuit Symbol:




JFET output characteristic:



JFET Characteristics: Pinch Off

- If $V_{GS} = 0 \text{ V}$ and V_{DS} continually increases to a more positive voltage, a point is reached where the depletion region gets so large that it pinches off the channel.
- This suggests that the current in channel (I_D) drops to 0 A, but it does not: As V_{DS} increases, so does I_D . However, once pinch off occurs, further increases in V_{DS} do not cause I_D to increase.




Pinch off voltage V_P :

For $V_{GS} = 0$, the value of V_{DS} at which I_{DS} becomes essentially constant

Is the absolute of the pinch off voltage $V_{DS} = |V_P|$

Some literature refer to V_P as $V_{GS(\text{off})}$

$$V_P = \begin{cases} \text{negative value for n_channel} \\ \text{positive value for p_channel} \end{cases}$$




JFET Transfer characteristic curve:

$$I_{DS}(t) = I_{DSS} \left(1 - \frac{V_{GS}(t)}{V_P} \right)^2$$

In pinch off region:

$$V_P < V_{GS} \leq 0$$

$$|V_{DS}| > |V_P| - |V_{GS}|$$




P-channel JFET

$$I_{DS}(t) = I_{DSS} \left(1 - \frac{V_{GS}(t)}{V_P} \right)^2$$

In pinch off region:

$$|V_{DS}| > |V_P| - |V_{GS}|$$

$$V_P > V_{GS} \geq 0$$



Summary

Pinch off voltage:

- ✓ The voltage that causes the depletion region to touch and close the channel is called **pinch off voltage**

- ✓ For the **n-channel JFET** to be in the pinch off region:


$$V_P < V_{GS} \leq 0$$

$$|V_{DS}| > |V_P| - |V_{GS}|$$

- ✓ For the **p-channel JFET** to be in the pinch off region:

$$|V_{DS}| > |V_P| - |V_{GS}|$$

$$V_P > V_{GS} \geq 0$$



Common JFET Biasing Circuits

- Fixed-Bias
- Self-Bias
- Voltage-Divider Bias

Basic Current Relationships

For all FETs:

$$I_G \approx 0 \text{ A}$$

$$I_D = I_S = I_{DS}$$

For JFETs

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$


Fixed-Bias Configuration

$$V_{DS} = V_{DD} - I_D R_D$$

$$V_S = 0 \text{ V}$$

$$\therefore V_D = V_{DS}$$

$$\therefore V_{GS} = -V_{GG}$$




Example

$$V_{GS} = V_G - V_S = -1.5 - 0 = -1.5 \text{ V}$$

Assuming JFET is in pinch off region

$$\begin{aligned} 1) \quad I_D &= I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2 \\ &= 10 \text{ mA} \left(1 - \frac{-1.5}{-4} \right)^2 \\ &= 3.9 \text{ mA} \end{aligned}$$

$$\begin{aligned} 2) \quad V_{DS} &= V_{DD} - I_D R_D \\ &= 16 - ((2k\Omega)(3.9 \text{ mA})) \\ &= 8.2 \text{ V} \end{aligned}$$



3) check for $|V_{DS}| > |V_P| - |V_{GS}|$?

$$|8.2| > |-4| - |-1.5|$$

assumption is true

22

2) Self-bias circuit


- Assume that the JFET is in the pinch off region



$$I_{DS} = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

$$V_{GS} = V_G - V_S$$

$$V_{GS} = -(0.6K) I_{DS}$$



Sub 2 into 1

$$\therefore I_{DS} = 10 \times 10^{-3} \left(1 - \frac{-0.6K I_{DS}}{-4} \right)^2$$

$$I_{DS} = 14.77 \text{ mA}, 3 \text{ mA}$$


Since $I_{DS} = 14.77 \text{ mA} > I_{DSS}$

$$\therefore I_{DS} = 3 \text{ mA}$$

$$V_{GS} = -1.8 \text{ V}$$

$$V_{DD} = R_D I_{DS} + V_{DS} + R_S I_{DS}$$

$$V_{DS} = 8.7 \text{ V}$$



For the JFET to be in the pinch off

- $|V_{DS}| > |V_P| - |V_{GS}|$
 $> |-4| - |-1.8|$
 $|V_{DS}| > 2.2 \text{ V}$



- Since $|V_{DS}| > 2.2 \text{ V}$, the JFET is in the **pinch off region** and our assumption is **ok** and

- $I_{DS} = 3.0 \text{ mA}$

$$V_{DS} = 8.7 \text{ V}$$

$$V_{GS} = -1.8 \text{ V}$$

3) Voltage Divider bias circuit



$$V_{GS} = V_G - V_S$$

$$V_G = \frac{47K}{47K+188K}(-20) = -4 \text{ V}$$


$$V_S = -R_S I_{DS} = -(1.65\text{K}) I_{DS}$$

KVL:

sub 2 into 1, we obtain

$$I_{DS} = \begin{cases} 4.02mA & \checkmark \\ 7.4mA & X \end{cases}$$

$$V_{DS} = -5.93 \text{ V}$$



Example

V_s must be more positive than V_G

to keep the gate – source junction reverse biased

$$V_s = I_d R_s$$


$$V_{GS} = \frac{R_2 V_{DD}}{R_1 + R_2}$$

$$V_{GS} = V_G - I_D R_S$$

$$V_{GS} = \frac{R_2 V_{DD}}{R_1 + R_2} - I_D R_s$$

$$V_D = V_{DD} - I_D R_D = 7 \text{ V}$$

$$I_D = \frac{V_{DD} - V_D}{R_D} = \frac{12 - 7}{3300} = 1.52 \text{ mA}$$



Example


$$V_s = I_D R_s = (1.52 \text{mA}) (2.2 \text{k}\Omega) = 3.34 \text{ V}$$

$$V_g = \frac{1 \text{M}}{1 \text{M} + 6 \text{M}} 15 = 1.54 \text{ V}$$

$$V_{GS} = 1.54 - 3.34 = -1.8 \text{ V} < 0 \Leftarrow \text{OK}$$

also

$$I_D = \frac{V_s}{R_s} = \frac{3.34}{2200} = 1.52 \text{ mA}$$





36

Metal Oxide Semiconductor Field Effect Transistor MOSFET

- 1) Depletion type MOSFET: DMOSFET
- 2) Enhancement type MOSFET: EMOSFET
- The MOSFET differs from the JFET in that it has no **pn** junction structure; instead, the gate of the MOSFET is insulated from the channel by a silicon dioxide (SiO_2) layer.
- Due to this the input resistance of MOSFET is greater than JFET.

Depletion type MOSFET:

- Construction of n-channel DMOSFET:




Operation , characteristic and parameters of DMOSFET


◆ n-channel DMOSFET

- On the application of V_{DS} and keeping $V_{GS}=0$ electrons from the n-channel are attracted towards positive potential of the drain terminal .
- This establishes current through the channel to be denoted as I_{DSS} at $V_{GS}=0$.
- If we apply negative gate voltage ($V_{GS}<0$) the negative charge on the gate repel electrons from the channel . The number of repelled electrons depends on the magnitude of the negative voltage V_{GS} .
- The greater the negative voltage applied at the gate , the level of drain current will be reduced until it reaches zero ; $V_{GS}=V_P$.


- For positive value of V_{GS} , the positive gate will draw additional electrons from the p-type substrate and the drain current increases .




Drain characteristics for an n-channel DMOSFET




Transfer characteristics for an n-channel DMOSFET



Drain characteristics for an p-channel DMOSFET



Transfer characteristics for an p-channel DMOSFET



In the pinch off region

$$i_{DS}(t) = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$$

◆ For the n- channel

$V_{GS} > V_P$ (negative)
 $V_{DS} > V_{GS} - V_P$

◆ For the p- channel

$V_{GS} < V_P$ (positive)
 $V_{DS} < V_{GS} - V_P$

Example

Suppose that the DMOSFET is in the pinch off region

$$I_{DS} = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2 \quad \dots \dots \dots 1$$

$$V_{GS} = V_G - V_S = V_G$$


$$V_G = \frac{11M}{11M + 100M} (12) = 1.19 \text{ v} \quad \dots \dots \dots 2$$

sub 2 into 1 , we obtain

$I_{DS} = 6.13 \text{ mA} > I_{DSS}$!! THIS IS POSSIBLE AND
DMOSFET WILL OPERATE IN ENHANCEMENT MODE

$$V_{DS} = V_{DD} - 0.5K \quad I_{DS} = 8.93 \text{ v}$$


$$V_{DS} > ? \quad V_{GS} - V_P = 6.19 \text{ v}$$



$$I_{DSS} = 4 \text{ mA} \quad V_P = -5 \text{ v}$$

Enhancement Type MOSFET


- Construction of n-channel EMOSFET:




Operation , characteristic and parameters of EMOSFET

- On the application of V_{DS} and keeping $V_{GS}=0$ practically zero current flows .
- If we increase V_{GS} in the positive direction the concentration of electrons near the SiO_2 surface increases ,
- At particular value of V_{GS} there is a measurable current flow between drain and source ; I_{DS} .
- This value of V_{GS} is called threshold voltage denoted by V_T or $V_{GS(TH)}$
- A positive V_{GS} above V_T induce a channel and hence the drain current (I_{DS}) by creating a thin layer of negative charges (electrons) in the substrait adjacent to the SiO_2 large .


The conductivity of the channel is enhanced by increasing V_{GS} and thus pulling more electrons into the channel .




Drain characteristics for an n-channel EMOSFET





Transfer characteristics for an n-channel EMOSFET




Drain characteristics for an p-channel EMOSFET

n-channel

Transfer characteristics for an p-channel EMOSFET

n-channel**P-channel**

Summary Table



ENEE236

73

In the pinch off region- EMOSFET

$$i_{DS}(t) = K_n(V_{GS}(t) - V_T)^2$$

$$K_n = \frac{1}{2} K_n \frac{W}{L}$$

Just for Information

$$K_n = \mu_n C_{ox}$$

Just for Information


$|V_{DS}| > |V_{GS} - V_T|$

$V_{GS} > V_T$	$; \quad \text{n- channel}$
$V_{GS} < V_T$	$; \quad \text{p- channel}$

Example

$$V_{GS} = V_G - V_S$$

$$V_G = \frac{22M}{22M+47M} (18) = 5.74\text{v}$$



$$V_S = (0.5K) I_{DS}$$


solving for V_{GS} :

$$V_{GS} = 4.78v \quad \checkmark$$

$$\equiv -8.78v \quad X$$

$$I_{DS} = 1.92 \text{ mA}$$

$$V_{DS} = 12.82 > |V_{GS} - V_T|$$



Complementary MOS (cmos) inverter




$$V_{GS1} = V_{G1} - V_{S1} = 10 - 0 = 10 \text{ v} > V_{T1}$$

1) Let $V_S(t) = 10 \text{ v}$

$$V_{GS2} = V_{G2} - V_{S2} = 10 - 10 = 0 \text{ v} > V_{T2}$$

Q_1 is on , replaced with short circuit

Q_2 is off , replaced with open circuit




2) Let $V_S(t) = 0 \text{ v}$

$$V_{GS1} = V_{G1} - V_{S1} = 0 - 0 = 0 \text{ v} < V_{T1}$$


Q_1 is off , replaced with **open** circuit

$$V_{GS2} = V_{G2} - V_{S2} = 0 - 10 = -10 \text{ v} < V_{T2}$$

Q_2 is off , replaced with **short** circuit





Inverter = NOT GATE



Ac small signal Equivalent for FET  model derivation not required

$$i_1 = y_{11}v_1 + y_{12}v_2$$


$$i_2 = y_{21}v_1 + y_{22}v_2$$



model derivation not required

$$i_g = y_{11}v_{gs} + y_{12}v_{ds}$$

$$i_{ds} = y_{21}v_{gs} + y_{22}v_{ds}$$



$$y_{11} = \frac{i_g}{v_{gs}} \Big|_{v_{ds=0}} = \frac{\Delta i_G(t)}{\Delta V_{GS(t)}} \Big|_{V_{DS(t)}=V_{DSQ}}$$

$$\therefore y_{11} = 0$$


(open circuit)

model derivation not required

$$y_{12} = \frac{i_g}{v_{ds}} \Big|_{v_{gs}=0} = \frac{\Delta i_{G(t)}}{\Delta v_{DS(t)}} \Big|_{V_{GS(t)}=V_{GSQ}}$$

But $i_{G(t)}=0$

$$\therefore y_{12} = 0$$



$$\therefore y_{12} v_{gs} = 0$$


(open circuit)

$$y_{22} = \frac{i_{ds}}{v_{ds}} \Big|_{v_{gs}=0} = \frac{\Delta i_{DS(t)}}{\Delta v_{DS(t)}} \Big|_{V_{GS(t)}=V_{DSQ}}$$

model derivation not required

$$\frac{1}{y_{22}} = r_{ds} = \frac{V_A}{I_{DSQ}}$$

$$y_{21} = \frac{i_{ds}}{v_{gs}} \Big|_{v_{ds}=0} = \frac{\Delta i_{DS(t)}}{\Delta v_{GS(t)}} \Big|_{V_{DS(t)}=V_{DSQ}}$$



$$y_{21} = \frac{d i_{DS(t)}}{d v_{GS(t)}} \Big|_Q$$

 $y_{21} = g_m$; Forward Transconductance

Definition: Transconductance g_m

For JFETs and DMOSFETs

$$g_m = \frac{\partial I_D}{\partial V_{GS}} = \frac{2I_{DSS}}{|V_P|} \left[1 - \frac{V_{GS}}{V_P} \right]$$

$$g_m = g_{m0} \left[1 - \frac{V_{GS}}{V_P} \right] = g_{m0} \sqrt{\frac{I_D}{I_{DSS}}} \quad g_{m0} = \frac{2I_{DSS}}{|V_P|}$$

For EMOSFET

$$I_D = K(V_{GS} - V_{GS(TH)})^2 \quad \rightarrow \quad g_m = \frac{\partial I_D}{\partial V_{GS}} = 2K(V_{GS} - V_{GS(TH)})$$


$$K = \frac{I_D}{(V_{GS} - V_{GS(TH)})^2} \quad (V_{GS} - V_{GS(TH)}) = \sqrt{\frac{I_D}{K}}$$

$$\therefore g_m = 2K \sqrt{\frac{I_D}{K}} = 2 \sqrt{\frac{I_D K^2}{K}} = 2\sqrt{I_D K}$$

AC Small Signal Equivalent Circuit (MODEL Valid for all FET Types)


- In ac

$$g_m = \frac{i_d}{v_{gs}} \Rightarrow i_d = g_m v_{gs}$$



- Or

$$\mu = g_m r_{ds} \text{ - amplification factor}$$




FET Ac Small Signal Amplifiers

- 1) Common Source Amplifier



$$\bullet g_m = \frac{-2I_{DSS}}{V_p} \left(1 - \frac{V_{GS}}{V_P} \right)$$

$$\bullet V_{GS} = -2 \text{ v}$$

$$\therefore g_m = 3 \text{ mA/V}$$



ac small signal equivalent circuit



ac small signal equivalent circuit

$$V_o = -g_m V_{gs} (100K \parallel 2.2K)$$

$$V_{gs} = V_g - V_s$$

$$V_s = 0$$


$$A_v = \frac{V_o}{V_i} = -g_m (100K \parallel 2.2K)$$

$$V_g = V_i$$

$$A_v = -6.6$$

$$Z_i = 1M\Omega$$



$$Z_o = r_{ds} = 100K$$



Example

$$g_m = 4 \text{ mS} ; \quad r_{ds} = 100K\Omega$$

ac small signal equivalent circuit



$$V_o = -g_m V_{gs} (100K \parallel 4K \parallel 12K)$$


$$V_{gs} = V_g - V_S$$

$$v_g = \frac{1M \parallel 2.2M}{1M \parallel 2.2M + 10K} v_i \quad ; \quad v_s = 0$$

$$A_v = \frac{V_o}{V_i} = -11.48$$



$$Z_i = 1M \parallel 2.2M$$


$$Z_o = 100K \parallel 4K$$



Example

ac small signal equivalent circuit







$$Z_i = R_3 + R_1 \parallel R_2$$

Impedance Reflection

ac small signal equivalent circuit



Impedance Reflection

KVL for the drain - source loop

$$V_3 - i_D R_D - i_D r_{ds} - i_D R_S + \mu V_{gs} - V_2 = 0 \dots \dots \dots (1)$$

but

substituting (2) in (1) yields:

$$V_3 - i_D R_D - i_{D_s} r_{D_s} - i_P R_S + \mu(V_g - (i_P R_S + V_2)) - V_2 = 0$$

$$V_3 - i_D R_D - i_D r_{ds} - i_D R_S + \mu V_g - \mu i_D R_S - \mu V_2 - V_2 = 0$$



$$V_3 - i_P R_P - i_P r_{ds} - i_P R_S (\mu + 1) + \mu V_g - V_2 (\mu + 1) = 0$$

$$i_D R_D + i_{D_s} r_{D_s} + i_P R_S (\mu + 1) = V_3 + \mu V_g - V_2 (\mu + 1)$$

$$V_3 - i_P R_P - i_{Pd} r_{ds} - i_P R_S + \mu(V_g - (i_P R_S + V_2)) - V_2 = 0$$

$$i_D = \frac{V_3 + \mu V_g - V_2(\mu+1)}{R_D + r_{ds} + R_s(\mu+1)}. \quad \dots \dots \dots \quad (3)$$

(3) is the drain Equivalent circuit equation




Reflection from Source to Drain

$$\mu V_{as} \Rightarrow \mu V_a$$

$$R_c \Rrightarrow R_c(\mu+1)$$

$$V_2 \Rightarrow V_2(\mu+1)$$



divide eq. (3) by $(\mu + 1)$

$$i_D = \frac{\frac{V_3}{(\mu+1)} + \frac{\mu V_g}{(\mu+1)}}{\frac{R_D}{(\mu+1)} + \frac{r_{ds}}{(\mu+1)} + R_S} - V_2 \quad \dots \dots \dots \quad (4)$$

(4) is the source equivalent circuit equation

Reflection Drain to Source

$$\mu V_{gs} \Rightarrow \frac{\mu V_g}{(\mu + 1)}$$

$$R_D \Rightarrow \frac{R_D}{(\mu+1)}$$

$$r_{ds} \Rightarrow \frac{r_{ds}}{(\mu + 1)}$$

$$v_3 \Rightarrow \frac{v_3}{(\mu+1)}$$

Example: Phase Splitting circuit

- Two outputs:


➤ Vo1 from drain

➤ Vo2 from source

Find A_V , A_I , Z_{O1} , Z_{O2} and Z_I


$$r_{ds} = 100 \text{ k}\Omega$$

$$g_m = 1 \text{ mS}$$




Solution: ac ss equivalent circuit

1) To Find Z_{o1} , V_{o1} Drain equivalent circuit is required since both of these quantities are seen from the drain





$$V_{o1} = \frac{R_D}{R_D + r_{ds} + R_s(\mu + 1)} (-\mu V_g)$$



$$V_g = V_i \frac{R_{th}}{R_{th} + R_i}$$

$$Av = \frac{V_{o1}}{V_i} = (-\mu) \frac{R_D}{R_D + r_{ds} + R_s(\mu + 1)} \cdot \frac{R_{th}}{R_{th} + R_i}$$

2) To Find $Z_{o1}|_{Vi=0, Vg=0}$




$$Z_{o1}|_{Vi=0, Vg=0} = R_D // [r_{ds} + R_s(\mu + 1)]$$

Solution: continued


3) To Find Z_{O2} , V_{O2} Source equivalent circuit is required

since both of these quantities are seen from the source



Solution: continued

4) To Find $Z_{O2}|_{V_{i=0}, V_{g=0}}$



$$Z_{O2}|_{V_{i=0}, V_{g=0}} = R_s // \left[\frac{r_{ds} + R_D}{(\mu+1)} \right]$$

If $r_{ds} = \infty$


$$\frac{R_d + r_{ds}}{\mu+1} = \frac{R_d + r_{ds}}{g_m r_{ds} + 1}$$

$$\lim_{r_{ds} \rightarrow \infty} \frac{R_d + r_{ds}}{g_m r_{ds} + 1} = \frac{1}{g_m}$$


$$Z_{O2}|_{V_{i=0}, V_{g=0}}|_{r_{ds} \rightarrow \infty} = R_s // \frac{1}{g_m}$$

$$Z_i = R_{th} = R_1 // R_2$$

Common Gate Amplifier




Drain Equivalent circuit to find V_o and Z_o



$$V_o = \frac{R_D}{R_D + r_{ds} + (R_S // R_i)(\mu+1)} \left(\frac{(\mu+1)}{2} V_i \right)$$

$$A_v = \frac{V_o}{V_i} = \frac{R_D}{R_D + r_{ds} + 5k(\mu+1)} \left(\frac{(\mu+1)}{2} \right)$$


- Drain Equivalent circuit to find V_o and Z_o



$$Z_o|_{V_i=0} = R_D // \left(r_{ds} + \frac{R_i(\mu+1)}{2} \right)$$

ENEE236

- To find Z_i source equivalent circuit is needed



$$Z_i = R_s // \left[\frac{r_{ds} + R_D}{(\mu+1)} \right]$$

$$Z_i|_{r_{ds} \rightarrow \infty} = R_s // \frac{1}{g_m}$$


FET Amplifier Design (Important)

- Design a fixed bias network such that the ac voltage gain $|Av| = 10$, i.e. find value of R_D

$$V_P = -4 \text{ V}$$

$$I_{DSS} = 10 \text{ mA}$$

$$r_{ds} = 50 \text{ k}\Omega$$



$$V_{GS} = V_G - V_S = 0V$$

Solution

ac ss equivalent circuit

$$I_D = I_{DSS} \left(1 - \frac{0}{-4} \right)^2 = I_{DSS} = 10 \text{ mA}$$

For JFETs

$$\begin{aligned} g_m &= \frac{2I_{DSS}}{|V_P|} \left[1 - \frac{V_{GS}}{V_P} \right] \\ &= \frac{2(10 \text{ mA})}{|-4|} \left[1 - \frac{0}{-4} \right] = 5 \text{ mS} \end{aligned}$$


$$V_{gs} = V_i$$

$$A_v = \frac{V_o}{V_i}$$

$$V_o = -g_m V_{gs} (r_{ds}/R_D)$$

$$V_o = -g_m V_i (r_{ds}/R_D)$$

$$|A_v| = \left| \frac{V_o}{V_i} \right| = \left| -g_m (r_{ds}/R_D) \right|$$



Since A_v & g_m are known, then

$$|A_v| = \left| \frac{V_o}{V_i} \right| = \left| -g_m (r_{ds}/R_D) \right| = 10$$

$$\therefore (r_{ds}/R_D) = \frac{10}{g_m} = \frac{10}{5 \text{ mS}} = 2 \text{ k}\Omega$$

Substitute $r_{ds} = 50 \text{ k}\Omega$

$$(r_{ds}/R_D) = \frac{r_{ds} R_D}{r_{ds} + R_D} = \frac{50 \text{ k}\Omega \cdot R_D}{50 \text{ k}\Omega + R_D} = 2 \text{ k}\Omega$$

$$\rightarrow R_D = \frac{2 \text{ k}\Omega \cdot 50 \text{ k}\Omega}{48 \text{ k}\Omega} = 2.08 \text{ k}\Omega$$

Design Example 2 (Important)


Choose the values of R_D and R_S that will result in

voltage gain $|Av| = 8$ using the value of g_m defined at $V_{GSQ} = \frac{1}{4}V_p$

$$V_p = -4 \text{ V}$$

$$I_{DSS} = 10 \text{ mA}$$

$$r_{ds} = 50 \text{ k}\Omega$$



Solution (value of R_D ?)

ac ss equivalent circuit

$$g_m = \frac{2I_{DSS}}{|V_p|} \left[1 - \frac{V_{GS}}{V_p} \right]$$

$$= \frac{2(10\text{mA})}{|-4|} \left[1 - \frac{-1}{-4} \right] = 3.75 \text{ mS}$$


$$V_{gs} = V_i$$

$$A_v = \frac{V_o}{V_i}$$

$$V_o = -g_m V_{gs} (r_{ds}/R_D)$$

$$V_o = -g_m V_i (r_{ds}/R_D)$$

$$|A_v| = \left| \frac{V_o}{V_i} \right| = \left| -g_m (r_{ds}/R_D) \right|$$



Since A_v & g_m are known, then

$$|A_v| = \left| \frac{V_o}{V_i} \right| = \left| - g_m (r_{ds}/R_D) \right| = 8$$

$$\therefore (r_{ds}/R_D) = \frac{8}{g_m} = \frac{8}{3.75 \text{ mS}} = 2.133 \text{ k}\Omega$$

Substitute $r_{ds} = 50 \text{ k}\Omega$

$$(r_{ds}/R_D) = \frac{r_{ds} \cdot R_D}{r_{ds} + R_D} = \frac{50 \text{ k}\Omega \cdot R_D}{50 \text{ k}\Omega + R_D} = 2.133 \text{ k}\Omega$$

$$\rightarrow R_D = \frac{2.133 \text{ k}\Omega \cdot 50 \text{ k}\Omega}{47.867 \text{ k}\Omega} = 2.22 \text{ k}\Omega$$

Value of R_s ?

The value of R_s is determined from DC analysis

Given


$$V_{GS} = V_G - V_S = \frac{1}{4} V_p = -1$$

$$V_G = 0$$

$$V_S = I_D R_S = 1$$

$$\text{but } I_D = I_{DSS} \left(1 - \frac{-1}{-4} \right)^2 = I_{DSS} \cdot 0.5625 = 5.625 \text{ mA}$$

$$\therefore R_S = \frac{V_S}{I_D} = \frac{1 \text{ V}}{5.625 \text{ mA}} = 177.8 \Omega$$



Design Example 3

Choose the values of R_D and R_S that will result in


voltage gain $|Av| = 8$ using the value of g_m defined at $V_{GSQ} = \frac{1}{4} V_p$

$$V_p = -4 \text{ V}$$

$$I_{DSS} = 10 \text{ mA}$$

$$r_{ds} = \infty$$

Note: This is the same previous example except that no C_s (source capacitor)



Solution

$$V_{GS} = -1 \text{ V}$$

$$I_D = 5.625 \text{ mA}$$

$g_m = 3.75 \text{ mS}$ (from previous example)

$$A_v = \frac{V_o}{V_i}$$


$$V_o = -g_m V_{gs} (r_{ds}/R_D)$$

$$V_{gs} = V_g - g_m V_{gs} R_S$$

$$V_g = V_i$$

$$V_{gs} = V_i - g_m V_{gs} R_S$$

$$V_i = V_{gs} + g_m V_{gs} R_S$$



$$V_o = \frac{-g_m V_{gs} (R_D)}{V_{gs} + g_m V_{gs} R_S} = \frac{-g_m R_D}{1 + g_m R_S}$$

$$|A_v| = \left| \frac{V_o}{V_i} \right| = \left| \frac{-g_m R_D}{1 + g_m R_S} \right| = 8$$

Since A_v & g_m and R_S are known, then

$$R_S = 180 \Omega \text{ (based on DC analysis)}$$

$$\therefore R_D = 3.573 \text{ k}\Omega$$

Value of R_S ?

The value of R_S is determined from DC analysis

Given

$$V_{GS} = V_G - V_S = \frac{1}{4} V_p = -1$$


$$V_G = 0$$

$$V_S = I_D R_S = -1$$



$$\text{but } I_D = I_{DSS} \left(1 - \frac{-1}{-4} \right)^2 = I_{DSS} \cdot 0.5625 = 5.625 \text{ mA}$$

$$\therefore R_S = \frac{V_S}{I_D} = \frac{1 \text{ V}}{5.625 \text{ mA}} = 177.8 \Omega$$

choose standard value 180Ω



Drain Feedback Configuration (self study)



$$I_i = g_m V_{gs} + \frac{V_o}{R_D // r_{ds}}$$

$$V_{gs} = V_i$$

$$I_i = g_m V_i + \frac{V_o}{R_D // r_{ds}}$$

$$I_i - g_m V_i = \frac{V_o}{R_D // r_{ds}}$$

$$V_o = (I_i - g_m V_i)(R_D // r_{ds})$$


also

$$\begin{aligned} I_i &= \frac{V_i - V_o}{R_F} \\ &= \frac{V_i - ((I_i - g_m V_i)(R_D // r_{ds}))}{R_F} \\ I_i R_F &= V_i - ((I_i - g_m V_i)(R_D // r_{ds})) \end{aligned}$$


$$V_i [1 + g_m (R_D // r_{ds})] = I_i [R_F + (R_D // r_{ds})]$$

∴

$$Z_i = \frac{V_i}{I_i} = \frac{[R_F + (R_D // r_{ds})]}{[1 + g_m (R_D // r_{ds})]}$$



$$Z_{o|_{Vi=0}} = R_D // r_{ds} // R_F$$



$$I_i = g_m V_{gs} + \frac{V_o}{(R_D // r_{ds})}$$

$$V_{gs} = V_i \quad \text{also} \quad I_i = \frac{V_i - V_o}{R_F}$$

$$\frac{V_i - V_o}{R_F} = g_m V_{gs} + \frac{V_o}{(R_D // r_{ds})}$$

$$\frac{V_i}{R_F} - \frac{V_o}{R_F} = g_m V_i + \frac{V_o}{(R_D // r_{ds})}$$

$$\frac{V_i}{R_F} - g_m V_i = \frac{V_o}{(R_D // r_{ds})} + \frac{V_o}{R_F}$$

$$V_i \left(\frac{1}{R_F} - g_m \right) = V_o \left(\frac{1}{(R_D // r_{ds})} + \frac{1}{R_F} \right)$$

$$A_V = \frac{V_o}{V_i} = \frac{\left(\frac{1}{R_F} - g_m \right)}{\left(\frac{1}{(R_D // r_{ds})} + \frac{1}{R_F} \right)}$$

Common Source Amplifier :Design




- Design a Common source MOSFET Amplifier to provide a voltage gain $\left| \frac{V_o}{V_i} \right| = 10$, between a small signal voltage source having a resistance $10\text{k}\Omega$ and load $R_L = 10\text{k}$ and $Z_i = 1\text{M}\Omega$.

The MOSFET has $r_{ds} = 20\text{k}$, $V_T = 1.419\text{ V}$, $K_n = \frac{2\text{ mA}}{\text{V}^2}$, and $I_{DS} = 5\text{mA}$.

Assume $V_{DD} = 24\text{V}$.

Solution :

Ac small signal equivalent circuit



$$v_o = -g_m v_{gs} (R_D \parallel r_{ds} \parallel 10K)$$

$$v_{gs} = v_g - v_s$$

$$v_g = \frac{R1//R2}{R1//R2 + R_i} Vi = \frac{Z_i}{Z_i + R_i} Vi = \frac{1000k}{1000k + 10k} Vi$$

$$v_g \approx Vi \quad v_s = 0 \quad \therefore A_v = -g_m (R_D \parallel 20K \parallel 10K)$$

$$\therefore A_v = -g_m (R_D \parallel 20K \parallel 10K)$$

Using $gm = 2\sqrt{Kn IDS}$ $\rightarrow gm = 6.23m\text{A}$

For $A_v = -10$ $\rightarrow R_D = 2.1K\Omega$

$V_{DS} = 8.7V$

Pinch off region

DC Analysis

Let $V_S = V_{DD}/5 = 4.8V$ $\rightarrow R_S = 0.96K\Omega$



But $IDS = K_n(V_{GS} - V_T)^2$

For $IDS = 5\text{mA}$ $\therefore V_{GS} = 3V$

$V_{GS} = V_G - V_S$

$\therefore V_G = 7.8V$

NOW

Solving for R_1 and R_2 , we get

$R_1 = 3.1M\Omega$

$R_2 = 1.48M\Omega$

$$V_G = \frac{R_2}{R_2 + R_1} (24) = 7.8V$$

$$Z_i = R_1 \parallel R_2 = 1M\Omega$$

