
ENCS 2340 Summary Chapter 4

By: Malak Obaid


Combinational circuits

: It's a logic gates with n inputs and m outputs



سيكون لدينا عدة مخرجات ومن ميزاتها انه الاوتبوت عبارة عن فنكشين من الاتبوت (input) الحاليين اي انه اذا تغيرت المدخلات فان الاوتبوت سيكون حسب اخر انبوتس


* There's no feedback in combinational circuits




لذا عندما نرى feedback في دارة نعرف انها sequential circuits وليست combinational circuits

* There's no memory in combinational circuits

Combinational Circuits Operation





- → Function may be expressed as:
 - Boolean function
 - Truth table




في هذه الحالة تعشي كل level كال هق نصل level وحده إحدى طرق إبدال Analysis ولا ينا طريقة إلى +ruth table ولا ينا طريقة ال

Truth table method:





1 Sp F, 9 F2 Clased K-map Ul priem algebraic expression di se as 3



	BO	00	01	11	10
-	0	0	1	0	1
F_1	1	1	0	1	0

 $F_1 = A'B'C + A'BC' + AB'C' + ABC$

How to Design a Combinational Circuit

1. Specification

يعنى من (لو صب المعلى بدنا بغرف المطوب عن عدد ال inputs وال out puts وهو كل داء يح

2. Formulation

نعني كول اللي عملناه بأول خطوة إلى truth table or logic expressions لأوبوت

3. Logic Minimization

يعنى أُقلل عدد الرموز باسقدام ال K- map الموان الفوان والفطوات القي تعلمناها ما عامًا

4. Technology Mapping

* نقوم برسم الفنكين اللي كتشاه من الخلوات السابقة باسقدام دارات AND, OR, inverters من الخلوات السابقة باسقدام دارات معينة مقوم بقل المطلوب المنافيال نرسم الفنكيين باسقدام دارات معينة نقوم بقل المطلوب * رائي التكلفة و تقليل عدد المابوت والاوبوت وأقل Delay

5. Verification

في آخر خِطْوة نَتَأَكَد عِل اللهِ عِلنَاه مِسِيحِ أَمْ لا إِمَا manually أَو manually في آخر خِطُوة نَتَأْكَد عِل اللهِ عِلنَاه مِسِيحٍ أَمْ لا إِمَا manually أَو manually

Verification Methods

Manual Logic Analysis ♦ Find the logic expressions and truth table of the final circuit Compare the final circuit truth table against the specified truth table Compare the circuit output expressions against the specified expressions → Tedious for large designs + Human Errors Simulation ♦ Simulate the final circuit, possibly written in HDL (such as Verilog) Write a test bench that automates the verification process Generate test cases for ALL possible inputs (exhaustive testing) Verify the output correctness for ALL input test cases Exhaustive testing can be very time consuming for many inputs

Example: Designing a BCD to Excess-3 Code Converter

* كِي كِنَابِهُ (كِلُوانَ مِع تُوفِيمِ (كُلُ بَكُلُ مِكُلُ مِكُلُوهَ كَالْآكِي اللهِ

y bits

1. Specification:

- ♦ Input: BCD code for decimal digits 0 to 9
- ♦ Output: Excess-3 code for digits 0 to 9
- ♦ Convert BCD code to Excess-3 code

	lie	ساحاً	ذكرنا	هنا کما
				عبلتي
		ô51.	س ولا	رح بھ

للتذكير ج
in BCD code we need 4 bits
(numbers from (0-9)) From BCD to Excess-3, we add
3 to BCD num so the numbers in
Excess-3 from (3 to 12) and also we need 4 bits so we represent them using 4 variables.
using 4 Variables.

2. Formulation:

- ♦ Done easily with a truth table
- \Leftrightarrow BCD input: a, b, c, d
- \Leftrightarrow Excess-3 output: w, x, y, z
- ♦ Output is don't care for 1010 to 1111


BCD	Excess-3
abcd	wxyz
0000	0011
0001	0100
0010	0101
0 0 1 1	0 1 1 0
0100	0 1 1 1
0 1 0 1	1000
0 1 1 0	1001
0 1 1 1	1010
1000	1011
1001	1 1 0 0
1010 to 1111	XXXX

invalid in BCD so they

ore dont cares here in Excess-3

Uploaded By: Malak Dar Obaid

3. Logic Minimization using K-maps:



Minimal Sum-of-Products expressions:

$$w = a + bc + bd$$
, $x = b'c + b'd + bc'd'$, $y = cd + c'd'$, $z = d'$

Additional 3-Level Optimizations: extract common term (c + d)


$$w = a + b(c + d)$$
, $x = b'(c + d) + b(c + d)'$, $y = cd + (c + d)'$

الانعل مه الكل رهز لوهده هي نوحد أقل عَشِل بالرموز لهن للانعل

4. Technology Mapping:


Draw a logic diagram using ANDs, ORs, and inverters

Other gates can be used, such as NAND, NOR, and XOR



Using XOR gates

$$x = b'(c+d) + b(c+d)' = b \oplus (c+d)$$
$$y = cd + c'd' = (c \oplus d)' = c \oplus d'$$



Verification methods: manually and simulation.

5. Verification:

Can be done manually


Extract output functions from circuit diagram

Find the truth table of the circuit diagram

Match it against the specification truth table


Verification process can be automated

Using a simulator for complex designs



Truth Table of the Circuit Diagram


BCD abcd	c+d	b(c+d)	Ex w		y y	10000
0000	0	0	0	0	1	1
0001	1	0	0	1	0	0
0010	1	0	0	1	0	1
0011	1	0	0	1	1	0
0100	0	0	0	1	1	1
0101	1	1	1	0	0	0
0110	1	1	1	0	0	1
0111	1	1	1	0	1	0
1000	0	0	1	0	1	1
1001	1	0	1	1	0	0



7-Segment Decoder

- Made of Seven segments: light-emitting diodes (LED)
- ♦ Found in electronic devices: such as clocks, calculators, etc.





Another example: Designing a BCD to 7-Segment Decoder

1. Specification:

- \Rightarrow Input: 4-bit BCD (A, B, C, D)
- \diamond Output: 7-bit (a, b, c, d, e, f, g)
- Display should be OFF for Non-BCD input codes

2. Formulation:


- ♦ Done with a truth table
- ♦ Output is zero for 1010 to 1111





Truth Table

BCD input	7-Segment decoder
ABCD	abcdefg
0000	1111110
0001	0110000
0010	1101101
0011	1111001
0100	0110011
0101	1011011
0110	101111
0111	1110000
1000	111111
1001	1111011
1010 to 1111	000000

3. Logic Minimization Using K-Maps:







$$a = A'C + A'BD + AB'C' + B'C'D'$$

$$b = A'B' + B'C' + A'C'D' + A'CD$$

$$c = A'B + B'C' + A'D$$

Extracting common terms

Let
$$T_1 = A'B$$
, $T_2 = B'C'$, $T_3 = A'D$


Optimized Logic Expressions


$$a = A'C + T_1 D + T_2 A + T_2 D'$$


$$b = A'B' + T_2 + A'C'D' + T_3C$$


$$c = T_1 + T_2 + T_3$$

 T_1, T_2, T_3 are shared gates









Common AND Terms

→ Shared Gates

$$T_4 = AB'C'$$
, $T_5 = B'C'D'$

$$T_6 = A'B'C$$
, $T_7 = A'CD'$

$$T_8 = A'BC', T_9 = A'BD'$$

Optimized Logic Expressions

$$d = T_4 + T_5 + T_6 + T_7 + T_8 D$$


$$e = T_5 + T_7$$

$$f = T_4 + T_5 + T_8 + T_9$$


$$g = \frac{T_4}{T_6} + \frac{T_6}{T_8} + \frac{T_9}{T_9}$$

4. Technology Mapping:

Many Common AND terms: T_0 thru T_9 $T_0 = A'C$, $T_1 = A'B$, $T_2 = B'C'$ $T_3 = A'D$, $T_4 = AB'C'$, $T_5 = B'C'D'$ $T_6 = A'B'C$, $T_7 = A'CD'$ $T_8 = A'BC'$, $T_9 = A'BD'$ Optimized Logic Expressions $a = T_0 + T_1D + T_4 + T_5$ $b = A'B' + T_2 + A'C'D' + T_3C$ $c = T_1 + T_2 + T_3$ $d = T_4 + T_5 + T_6 + T_7 + T_8D$ $e = T_5 + T_7$ $f = T_4 + T_5 + T_8 + T_9$ $g = T_4 + T_6 + T_8 + T_9$



5. Verification:




Hierarchical Design

بنعمله لتصميم الدارات المعقدة (complex circuits) حيث نقوم بتقسيم الدارة لأجزاء صغيرة بنسميها (block) حتى نبسطها وكل جزء صغير (block) بنرجع نقسمه لاجزاء اصغر والجزء الاصغر اللي بنوصله بنسميه (primitive block)

بعد م وصنا لل primitive block وبسطنا بشكل كبير رح نرجع كانه tree ونبني خطوة خطوة لحتى نرجع نوصل لل complex circuit المطلوبة منا

ومن فوائد هاد الدیزاین انه بنقدر نعمل دیزاین لدارات معقدة وکمان بنعمل verification for that primitive block and place them in a library for future use

Example of Hierarchical Design



حان كان عنا 16 إنبوت مسمناهن

ل ٢ مجوعات في لكواحدة ٢ إنون

XOR in libes


Testing Hierarchical Design


- Exhaustive testing can be very time consuming (or impossible)
 - \Rightarrow For a 16-bit input, there are $2^{16} = 65,536$ test cases (combinations)
 - \Rightarrow For a 32-bit input, there are $2^{32} = 4,294,967,296$ test cases
 - \Rightarrow For a 64-bit input, there are $2^{64} = 18,446,744,073,709,551,616$ test cases!
- Testing a hierarchical design requires a different strategy
- Test each block in the hierarchy separately
 - ♦ For smaller blocks, exhaustive testing can be done
 - ♦ It is easier to detect errors in smaller blocks before testing complete circuit
- Test the top-level design by applying selected test inputs
- * Make sure that the test inputs exercise all parts of the circuit


Top-Down versus Bottom-Up Design

- A top-down design proceeds from a high-level specification to a more and more detailed design by decomposition and successive refinement
- A bottom-up design starts with detailed primitive blocks and combines them into larger and more complex functional blocks
- Design usually proceeds top-down to a known set of building blocks, ranging from complete processors to


primitive logic gates










STUDENTS-HUB.com





Binary Subtracter
Translander mania
2/2. Jose B J 2's complement) ishir A-B comis LL &
$\begin{array}{cccccccccccccccccccccccccccccccccccc$
: A-B = A+ (2's complement of B).
Control Andrews
- Same adder used for both addition & subtraction
- final carry is ignored because &-
Trinal Carry is ignored recourses
$A + (2's complement of B) = A + (2^n - B) = (A - B) + 2^n$
We have two operations
if operation = o then we will calculate (A+B)
ا العموالة
but if operation = 1 then we will calculate (A-B)
on 10 92 11 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1
(i) Ci=0 i/2 0P=0 rjx Add U) (10=10 e) [i)
B = 0 90 A 8 B = 1 90 8 1 131
and the same of th
A B
in the second se
Cout n-bit Adder Sink
THE KALLEY THE
n 1/20 = 90
STUDENTS-HUB com S Unloaded By: Malak Dar Obaid



















	OAIASASA
Magnitude Comparato	Brown Strong
Combinational Circuit	compares 2 unsigned integers
- two inputs	- Maria A 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
- Unsigned int A8 8 (m = bit)
11 11 B (m	B B Comparator > L T
-Three Outputs	m Compandor A C 1
6==58 3	1== A2821 (A2==1
- A > B (GT output	10 11 0
- A == B (EQ output	one of them
- A < B (LT Output	Musi Canal
5 171-12(0==181-8=	1-= and 2 equal Zero
Ex 4-bit Magnitude	Comparator (8 = 6) 1
A = A3 A2 A1 A8= 8 94	(S = A-Ps) (A0 = 4id+
B = B 3 B 2 B 1 B . 4	-bit/6 Ta [0)
	CT' EGI
(Diseins a) Link (Equal) out	put de l'il Etel tug
() bis is a line (Equal) out A3 == B3, A2 == B2, A1=	
$F_{\cdot} = (A_{i} = -B_{i}) = (A_{i})$	(B)) = A; B; + A; B;
ال ۱۸۵۶ عدد لما يكونو رانشن سن رهاه	Z.
$EQ - (A = -B) = E_3$	E ₂ E ₁ E.
UDENTS-HUB.com	Uploaded By: Malak Dar Obaid




STUDENTS-HUB.com


X Jes	S than (A < B) AzAzA, Ao
a dif	Az < B3 + He IT = 1 or jos java B3 B2 B, B0
	A31B
	In place
e if A	3 == B3 (E3) we compone Ac with B2
3 1 ₂	A'B
8 67 2	$A_{i} = 0 / B_{i} = 1$
3	17:
(3) A ₃ :	$==B_3 \otimes A_2==B_2 \longrightarrow L_1=A_1^1B_1^3$
$A_3 = =$	B_{3} 8 $(A_{2} = -B_{2})$ 8 $(A_{1} = -B_{1})$ 5 A_{0} A_{0}
S hird	itely can be (Ai = Bi (sales R)
a Machine	de fot two
	= L3 + E3 L2 + E3 E2 L1 + E3 E2 E, L0
6	(141) 141 141 141 141 141 141 141 141 1
	rowing GTEP, we can also dérive
	towing of A EQ 3 WE Can also delive
3	LT = (GT + EQ)
9	$= GT' \cdot EQ'$
-	
0	
2	
2	

\$PUDENTS-HUB.com




Decoders Jemil del jup (Binary Decoders) * given n-bit binary code >> possible code values = 2" 100 0 which means &- the (n-2") decoder has a inputs 0 -and 2" outputs. x depending on the input code, only one output is set to logic 1 * the & conversion of input to output called decoding Unsigned num lie to binary is so di le + decoder can have less than 2" outputs if some input inputs codes are unused TUDENTS-HUB.com Uploaded By: Malak Dar Obaid






Ex a Using decoders to Implement functions note: - the decoder generate all the minterms * any function can be implemented using decoder + OR The function must not be minimized Full Adder sum = \(\(\) (1, 2, 4, 7) Cont = \(\) (3, 5, 6, 7) inputs max termsul (NOR gate decoder الرئيس عك Uploaded By: Malak Dar Obaid





Decoder with Enable Input




1 Building larger Decoders - We can build large decoders using smaller ones 15 1 * * We Can built 3-to-8 decoder Using 8-Wo 2-to-4 decoders with Enable and inverter (1 to2) 18 92 with Finable EN (TOP) to 4 with Enable, > EN (Bottom) Uploaded By: Malak Dar Obaid


1 13 Active low decoder with active low Enable -2 active high is is 1500 12 1 -4 N 10 1 1 -17 1 18 os active high & انه الجهار تعال لكنه منا في active law) and مر الى المالك € 02 =(EN' a, Q') ed3=(EN'98) عه AND gate من المناول المناو TUDENTS-HUB.com










Encoders & inverse	operation of Decoders
	to n-bit output code which imput is active (logic), 1 and all others must be Zero
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	
EX 8 to 3 Binary Soutput here is 3 a in put is 1 and all 4	and the input one 8, one
= - Encoder generates q active input	the output binary code for the
- cutput is not specified if more than one input is (Il a e truth table)	1 d ₂ 2 Binary d ₃ 3 Encoder 1 9 a ₁ d ₄ 4
Decoder JI &	$d_5 \rightarrow 3$ $d_6 \rightarrow 6$ $d_1 \rightarrow 0$ $d_2 \rightarrow 0$ $d_3 \rightarrow 0$ $d_4 $





OIS I mentioned before One input should be 1 cm all the other must be Zero So if more than one input is 1 then the output will be incorrect EX IF d3 = d6 = 1
So if more than one input is 1 then the output will be incorrect
EX IF d3 = d6 = 1
a and an
also do is exist in a 2 8 ap
to resolve this problem we use Priority Enco
(input II le la priority U De si aisa) 1 aisa input x aix invalid ille a dy de de de la
0 0 0 0 X X (
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
do Joslowest priority X X X X) X X X X)
* if all inputs are Zero's the V (valid) output is zeros UDENTS-HUB.com Uploaded By: Malak Dar Oba












Wired Output

Logic gates with 0 and 1 outputs cannot have their outputs wired together




This will result in a short circuit that will burn the gates


3-state gates can wire their outputs together

At most one 3-state gate can be enabled at a time
Otherwise, conflicting


outputs will burn the circuit




c2 f c1 c3 Z 0 0 x1 x2 x3 1 1 Burn 1 1 Burn 1 1 0 Burn 1 1 1 Burn



Building Larger Multiplexers
- larger multiplexers can be built hierarchically using smaller ones
- We can build 4 to 1 Mux using 3 (2 to 1 Muxes
- We can build 8 to 1 Mux using two 4 to 1 Muxes and a 2 to 1 Mux
Examples
D Implement $F(a,b,c) = \sum (1,2,6,7)$ using a Mux
truth table prix pix p Mux sligion 4
• 0 1 1 0 0 3 3
10000 0 0 0 F
$0 0 0 \longrightarrow S 0$
1 0 1 ->6
- T 15 10 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
1) a (a) (b) (c) (c) (c) (d) (d) (d) (d) (d)
STUDENTS: الله المحلق عنه المحلق الم





STUDENTS-HUB.com

Uploaded By: Malak Dar Obaid