

Measuring & Reporting Performance

Chapter 1 (4th Edition)

OR

Chapter 4 (3^{ed} Edition)

Review: Computer System Components

CPU Core

1 GHz - 3.8 GHz

4-way Superscaler

RISC or RISC-core (x86):

Deep Instruction Pipelines
Dynamic scheduling
Multiple FP, integer FUs
Dynamic branch prediction
Hardware speculation

SDRAM

PC100/PC133

100-133MHz

64-128 bits wide

2-way interleaved

~ 900 MBYTES/SEC (64bit)

Current Standard

Double Date

Rate (DDR) SDRAM

PC3200

200 MHz DDR

64-128 bits wide

4-way interleaved

~3.2 GBYTES/SEC

(one 64bit channel)

~6.4 GBYTES/SEC

(two 64bit channels)

RAMbus DRAM (RDRAM)

400MHz DDR

16 bits wide (32 banks)

~ 1.6 GBYTES/SEC

All Non-blocking caches

L1 16-128K 1-2 way set associative (on chip), separate or unified


L2 256K- 2M 4-32 way set associative (on chip) unified

L3 2-16M 8-32 way set associative (off or on chip) unified

Examples: Alpha, AMD K7: EV6, 200-400 MHz


Intel PII, PIII: GTL+ 133 MHz

Intel P4 800 MHz




Front Side Bus (FSB)

Off or On-chip



Memory Bus



adapters

I/O Buses

Controllers

NICs

Disks
Displays
Keyboards

Networks

Example: PCI, 33-66MHz
32-64 bits wide
133-528 MBYTES/SEC
PCI-X 133MHz 64 bit
1024 MBYTES/SEC

I/O Devices:


I/O Subsystem

North
Bridge


South
Bridge

Chipset

Review: What is Computer Architecture?



The Architecture Process



Performance


- **What is performance?**
 - Measuring performance
 - Performance metrics
 - Performance evaluation
 - Why does some hardware perform better
- **With different programs?**
 - What performance factors are related to hardware?

Measuring performance

- **We need measures**
 - Comparison of machine properties
 - Comparison of software properties (compilers)
- **Purpose**
 - Making purchase decisions
 - Development of new architectures
- **Is a single measure sufficient?**
 - A machine with 600 MHz clock cycle is faster than 500 MHz clock cycle!?
 - Why do we still have mainframes?

Performance Measurement and Evaluation


- Many dimensions to computer performance
 - CPU execution time
 - by instruction or sequence
 - floating point
 - integer
 - branch performance
 - Cache bandwidth
 - Main memory bandwidth
 - I/O performance
 - bandwidth
 - seeks
 - pixels or polygons per second
- Relative importance depends on applications




Evaluation Tools

- **Benchmarks, traces, & mixes**
 - macrobenchmarks & suites
 - application execution time
 - microbenchmarks
 - measure one aspect of performance
 - traces
 - replay recorded accesses
 - cache, branch, register
- **Simulation at many levels**
 - ISA, cycle accurate, RTL, gate, circuit
 - trade fidelity for simulation rate
- **Area and delay estimation**
- **Analysis**
 - e.g., queuing theory
 - Fundamentals Laws

MOVE	39%
BR	20%
LOAD	20%
STORE	10%
ALU	11%



Metrics of Computer Performance



Each metric has a purpose, and each can be misused.

Benchmarks and Benchmarking

Some definitions are:

- It is a test that measures the performance of a system or subsystem on a well-defined task or set of task.
- A method of comparing the performance of different computer architecture.
- Or a method of comparing the performance of different software

Some Warnings about Benchmarks

- Benchmarks measure the whole *system*
 - application
 - compiler
 - operating system
 - architecture
 - implementation
- Popular benchmarks typically reflect yesterday's programs
 - computers need to be designed for tomorrow's programs
- Benchmark timings often very sensitive to
 - alignment in cache
 - location of data on disk
 - values of data
- Benchmarks can lead to *inbreeding* or positive feedback
 - if you make an operation fast (slow) it will be used more (less) often
 - so you make it faster (slower)
 - and it gets used even more (less)
 - » and so on...

Choosing Programs To Evaluate Performance

Levels of programs or benchmarks that could be used to evaluate performance:

- **Actual Target Workload:** Full applications that run on the target machine.
- **Real Full Program-based Benchmarks:**
 - Select a specific mix or suite of programs that are typical of targeted applications or workload (e.g SPEC95, SPEC CPU2000).
- **Small “Kernel” Benchmarks:**
 - Key computationally-intensive pieces extracted from real programs.
 - Examples: Matrix factorization, FFT, tree search, etc.
 - Best used to test specific aspects of the machine.
- **Microbenchmarks:**
 - Small, specially written programs to isolate a specific aspect of performance characteristics: Processing: integer, floating point, local memory, input/output, etc.

Types of Benchmarks

Pros

- Representative
- Portable.
- Widely used.
- Measurements useful in reality.
- Easy to run, early in the design cycle.
- Identify peak performance and potential bottlenecks.

Actual Target Workload

Full Application Benchmarks

Small “Kernel” Benchmarks

Microbenchmarks

Cons

- Very specific.
- Non-portable.
- Complex: Difficult to run, or measure.
- Less representative than actual workload.
- Easy to “fool” by designing hardware to run them well.
- Peak performance results may be a long way from real application performance

SPEC: System Performance Evaluation Cooperative

The most popular and industry-standard set of CPU benchmarks.


- SPECmarks, 1989:
 - 10 programs yielding a single number (“SPECmarks”).
- SPEC92, 1992:
 - SPECInt92 (6 integer programs) and SPECfp92 (14 floating point programs).
- SPEC95, 1995:
 - SPECint95 (8 integer programs):
 - go, m88ksim, gcc, compress, li, jpeg, perl, vortex
 - SPECfp95 (10 floating-point intensive programs):
 - tomcatv, swim, su2cor, hydro2d, mgrid, applu, turb3d, apsi, fppp, wave5
 - Performance relative to a Sun SuperSpark I (50 MHz) which is given a score of SPECint95 = SPECfp95 = 1
- SPEC CPU2000, 1999:
 - CINT2000 (11 integer programs). CFP2000 (14 floating-point intensive programs)
 - Performance relative to a Sun Ultra5_10 (300 MHz) which is given a score of SPECint2000 = SPECfp2000 = 100

SPEC95 Programs


Programs application domain: Engineering and scientific computation

Integer	Benchmark	Description
	go	Artificial intelligence; plays the game of Go
	m88ksim	Motorola 88k chip simulator; runs test program
	gcc	The Gnu C compiler generating SPARC code
	compress	Compresses and decompresses file in memory
	li	Lisp interpreter
	ijpeg	Graphic compression and decompression
	perl	Manipulates strings and prime numbers in the special-purpose programming language Perl
	vortex	A database program
Floating Point	tomcatv	A mesh generation program
	swim	Shallow water model with 513 x 513 grid
	su2cor	quantum physics; Monte Carlo simulation
	hydro2d	Astrophysics; Hydrodynamic Navier Stokes equations
	mgrid	Multigrid solver in 3-D potential field
	applu	Parabolic/elliptic partial differential equations
	trub3d	Simulates isotropic, homogeneous turbulence in a cube
	apsi	Solves problems regarding temperature, wind velocity, and distribution of pollutant
	fpppp	Quantum chemistry
	wave5	Plasma physics; electromagnetic particle simulation

Sample SPECint95 (Integer) Results



Sample SPECfp95 (Floating Point) Results



The SPEC CPU2000 Benchmarks


12 Integer benchmarks (C and C++)		14 FP benchmarks (Fortran 77, 90, and C)	
Name	Description	Name	Description
gzip	Compression	wupwise	Quantum chromodynamics
vpr	FPGA placement and routing	swim	Shallow water model
gcc	GNU C compiler	mgrid	Multigrid solver in 3D potential field
mcf	Combinatorial optimization	applu	Partial differential equation
crafty	Chess program	mesa	Three-dimensional graphics library
parser	Word processing program	galgel	Computational fluid dynamics
eon	Computer visualization	art	Neural networks image recognition
perlbnk	Perl application	equake	Seismic wave propagation simulation
gap	Group theory, interpreter	facerec	Image recognition of faces
vortex	Object-oriented database	ammp	Computational chemistry
bzip2	Compression	lucas	Primality testing
twolf	Place and route simulator	fma3d	Crash simulation using finite elements
		sixtrack	High-energy nuclear physics
		apsi	Meteorology: pollutant distribution

❖ Wall clock time is used as metric

❖ Benchmarks measure CPU time, because of little I/O

SPEC 2000 Ratings (Pentium III & 4)

SPEC ratio = Execution time is normalized
relative to Sun Ultra 5 (300 MHz)
SPEC rating = Geometric mean of SPEC ratios



Common Benchmarking Mistakes

- Only average behavior represented in test workload
- Skewness of device demands ignored
- Loading level controlled inappropriately
- Caching effects ignored
- Buffer sizes not appropriate
- Inaccuracies due to sampling ignored
- Ignoring monitoring overhead
- Not validating measurements
- Not ensuring same initial conditions
- Not measuring transient (cold start) performance
- Using device utilizations for performance comparisons
- Collecting too much data but doing too little analysis

Architectural Performance Laws and Rules of Thumb

- **Measurement and Evaluation**
 - Architecture is an iterative process:
 - Searching the space of possible designs
 - Make selections
 - Evaluate the selections made
 - Good measurement tools are required to accurately evaluate the selection.
- **Measurement Tools**
 - Benchmarks, Traces, Mixes
 - Cost, delay, area, power estimation
 - Simulation (many levels)
 - ISA, RTL, Gate, Circuit
 - Queuing Theory
 - **Rules of Thumb**
 - **Fundamental Laws**

Measuring and Reporting Performance

- What do we mean by one Computer is faster than another?
 - program runs less time
- Response time or execution time
 - time that users see the output
- Elapsed time
 - A latency to complete a task including disk accesses, memory accesses, I/O activities, operating system overhead
- Throughput
 - total amount of work done in a given time
- Performance
 - “Increasing and decreasing” ?????
 - We use the term “improve performance” or “improve execution time” When we mean increase performance and decrease execution time .
 - improve performance = increase performance
 - improve execution time = decrease execution time

What is time?

- **Elapsed Time**
 - counts everything (*disk and memory accesses, I/O, etc.*)
 - a useful number, but often not good for comparison purposes
- **CPU time**
 - time the CPU is computing
 - doesn't count I/O or time spent running other programs
 - User CPU time
 - CPU time spent in the program
 - System CPU time
 - CPU time spent in the operating system performing task requested by the program decrease execution time
 - **CPU time = User CPU time + System CPU time**
- **Our focus: user CPU time**
 - time spent executing the lines of code that are "in" our program


Performance

- **System Performance**
 - elapsed time on unloaded system
- **CPU performance**
 - user CPU time on an unloaded system
- **Two notions of “performance”**
 - **Response Time (latency)**
 - **Time to do the task**
 - How long does it take for my job to run?
 - How long does it take to execute a job?
 - How long must I wait for the database query?
 - **Throughput (bandwidth)**
 - **Tasks per day, hour, week, sec, ns. ..**
 - How many jobs can the machine run at once?
 - What is the average execution rate?
 - How much work is getting done?
- **Response time and throughput often are in opposition**

CPU Performance Evaluation

- Most computers run synchronously utilizing a CPU clock running at a constant clock rate:


$$\text{Cycles/sec} = \text{Hertz} = \text{Hz}$$



where: Clock rate = $1 / \text{clock cycle}$

- The CPU clock rate depends on the specific CPU organization (design) and hardware implementation technology (VLSI) used
- A computer machine (ISA) instruction is comprised of a number of elementary or micro operations which vary in number and complexity depending on the instruction and the exact CPU organization (Design)
 - A micro operation is an elementary hardware operation that can be performed during one CPU clock cycle.
 - This corresponds to one micro-instruction in microprogrammed CPUs.
 - Examples: register operations: shift, load, clear, increment, ALU operations: add, subtract, etc.
- Thus a single machine instruction may take one or more CPU cycles to complete termed as the Cycles Per Instruction (CPI).
 - Average CPI of a program: The average CPI of all instructions executed in the program on a given CPU design.

Generic CPU Machine Instruction Execution Steps



Computer Performance Measures: Program Execution Time

- For a specific program compiled to run on a specific machine (CPU) “A”, has the following parameters:
 - The total executed instruction count of the program. **I**
 - The average number of cycles per instruction (average CPI). **CPI**
 - Clock cycle of machine “A” **C**
- How can one measure the performance of this machine (CPU) running this program?
 - Intuitively the machine (or CPU) is said to be faster or has better performance running this program if the total execution time is shorter.
 - Thus the inverse of the total measured program execution time is a possible performance measure or metric:

$$\text{Performance}_A = 1 / \text{Execution Time}_A$$

How to compare performance of different machines?

What factors affect performance? How to improve performance?

Comparing Computer Performance Using Execution Time

- To compare the performance of two machines (or CPUs) “A”, “B” running a given specific program:

$$\text{Performance}_A = 1 / \text{Execution Time}_A$$

$$\text{Performance}_B = 1 / \text{Execution Time}_B$$

- Machine A is n times faster than machine B means (or slower? if $n < 1$)

$$\text{Speedup} = n = \frac{\text{Performance}_A}{\text{Performance}_B} = \frac{\text{Execution Time}_B}{\text{Execution Time}_A}$$

- Example: (i.e Speedup is ratio of performance, no units)

For a given program:

Execution time on machine A: $\text{Execution}_A = 1$ second

Execution time on machine B: $\text{Execution}_B = 10$ seconds

$$\begin{aligned} \text{Speedup} &= \text{Performance}_A / \text{Performance}_B = \text{Execution Time}_B / \text{Execution Time}_A \\ &= 10 / 1 = 10 \end{aligned}$$

The performance of machine A is 10 times the performance of machine B when running this program, or: Machine A is said to be 10 times faster than machine B when running this program.

CPU Execution Time: The CPU Equation

- A program is comprised of a number of instructions executed , I
 - Measured in: instructions/program
- The average instruction executed takes a number of *cycles per instruction (CPI)* to be completed.

Or Instructions Per Cycle (IPC):
 $IPC = 1/CPI$

 - Measured in: cycles/instruction, CPI
- CPU has a fixed clock cycle time $C = 1/\text{clock rate}$
 - Measured in: seconds/cycle
- CPU execution time is the product of the above three parameters as follows:

					Executed					
CPU time	=	<u>Seconds</u>	<u>= Instructions</u>	x	<u>Cycles</u>	x	<u>Seconds</u>			
		<u>Program</u>			<u>Program</u>		<u>Instruction</u>		<u>Cycle</u>	
T	=			I	x			CPI	x	C
Execution Time per program in seconds				Number of instructions executed				Average CPI for program		CPU Clock Cycle

(This equation is commonly known as the CPU performance equation)

CPU Average CPI/Execution Time

For a given program executed on a given machine (CPU):

$$\text{CPI} = \frac{\text{Total program execution cycles}}{\text{Instructions count}} \quad (\text{average})$$

$$\rightarrow \text{CPU clock cycles} = \text{Instruction count} \times \text{CPI}$$

$$\text{CPU execution time} =$$

$$= \text{CPU clock cycles} \times \text{Clock cycle}$$

$$= \text{Instruction count} \times \text{CPI} \times \text{Clock cycle}$$

$$T = I \times \text{CPI} \times C$$

execution Time
per program in seconds

Number of
instructions executed

Average CPI
for program

CPU Clock Cycle

(This equation is commonly known as the CPU performance equation)


Improving the performance

$$\text{CPU time} = \frac{\text{Seconds}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Cycles}}{\text{Instruction}} \times \frac{\text{Seconds}}{\text{Cycle}}$$

- **Increase the clock frequency =**
 - reduce the clock period
- **Reduce the number of cycles for the program**
- **Reduce the number of instructions**

Instruction = cycle?

- Is the number of cycles identical with the number of instructions?
 - No!
 - The number of cycles depends on the implementation of the operations in hardware
 - The number differs for each processor
 - Why?
 - Operations take different time
 - Multiplication takes longer than addition
 - Floating point operations take longer than integer operations
 - The access time to a register is much shorter than to memory location



Aspects of CPU Execution Time

$$\text{CPU Time} = \text{Instruction count} \times \text{CPI} \times \text{Clock cycle}$$

Depends on:

Program Used
Compiler
ISA

$$T = I \times \text{CPI} \times C$$

Instruction Count **I**
(executed)

Depends on:

Program Used
Compiler
ISA
CPU Organization

CPI
(Average
CPI)

Clock
Cycle
C

Depends on:

CPU Organization
Technology (VLSI)

Factors Affecting CPU Performance

$$\text{CPU time} = \frac{\text{Seconds}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Cycles}}{\text{Instruction}} \times \frac{\text{Seconds}}{\text{Cycle}}$$

	Instruction Count I	CPI	Clock Cycle C
Program	X	X	
Compiler	X	X	
Instruction Set Architecture (ISA)	X	X	
Organization (CPU Design)		X	X
Technology (VLSI)			X

CPU Execution Time: Example

- A Program is running on a specific machine (CPU) with the following parameters:
 - Total executed instruction count: 10,000,000 instructions
 - Average CPI for the program: 2.5 cycles/instruction.
 - CPU clock rate: 200 MHz. (clock cycle = 5×10^{-9} seconds)
- What is the execution time for this program:

CPU time	=	$\frac{\text{Seconds}}{\text{Program}}$	=	$\frac{\text{Instructions}}{\text{Program}}$	x	$\frac{\text{Cycles}}{\text{Instruction}}$	x	$\frac{\text{Seconds}}{\text{Cycle}}$
-----------------	----------	---	----------	--	----------	--	----------	---

$$\begin{aligned}\text{CPU time} &= \text{Instruction count} \times \text{CPI} \times \text{Clock cycle} \\ &= 10,000,000 \times 2.5 \times 1 / \text{clock rate} \\ &= 10,000,000 \times 2.5 \times 5 \times 10^{-9} \\ &= .125 \text{ seconds}\end{aligned}$$

$T = I \times \text{CPI} \times C$
--

Performance Comparison: Example

- From the previous example: A Program is running on a specific machine (CPU) with the following parameters:
 - Total executed instruction count, I: 10,000,000 instructions
 - Average CPI for the program: 2.5 cycles/instruction.
 - CPU clock rate: 200 MHz.
- Using the same program with these changes:
 - A new compiler used: New executed instruction count, I: 9,500,000
New CPI: 3.0
 - Faster CPU implementation: New clock rate = 300 MHz
- What is the speedup with the changes?

$$\text{Speedup} = \frac{\text{Old Execution Time}}{\text{New Execution Time}} = \frac{I_{\text{old}} \times \text{CPI}_{\text{old}} \times \text{Clock cycle}_{\text{old}}}{I_{\text{new}} \times \text{CPI}_{\text{new}} \times \text{Clock Cycle}_{\text{new}}}$$

$$\begin{aligned} \text{Speedup} &= (10,000,000 \times 2.5 \times 5 \times 10^{-9}) / (9,500,000 \times 3 \times 3.33 \times 10^{-9}) \\ &= .125 / .095 = 1.32 \end{aligned}$$

or 32 % faster after changes.

$$\text{Clock Cycle} = 1 / \text{Clock Rate}$$

$$T = I \times \text{CPI} \times C$$

Instruction Types & CPI

- Given a program with n types or classes of instructions executed on a given CPU with the following characteristics:

$$i = 1, 2, \dots, n$$

C_i = Count of instructions of type _{i} executed

CPI_i = Cycles per instruction for type _{i}

Then:

$$CPI = \text{CPU Clock Cycles} / \text{Instruction Count } I$$

Where:

$$CPU \text{ clock cycles} = \sum_{i=1}^n (CPI_i \times C_i)$$

$$\text{Executed Instruction Count } I = \sum C_i$$

Instruction Types & CPI: An Example

- An instruction set has three instruction classes:

Instruction class	CPI
A	1
B	2
C	3

For a specific
CPU design

- Two code sequences have the following instruction counts:

Code Sequence	Instruction counts for instruction class		
	A	B	C
1	2	1	2
2	4	1	1

- CPU cycles for sequence 1 = $2 \times 1 + 1 \times 2 + 2 \times 3 = 10$ cycles
CPI for sequence 1 = clock cycles / instruction count
 $= 10 / 5 = 2$
- CPU cycles for sequence 2 = $4 \times 1 + 1 \times 2 + 1 \times 3 = 9$ cycles
CPI for sequence 2 = $9 / 6 = 1.5$

$$CPU \text{ clock cycles} = \sum_{i=1}^n (CPI_i \times C_i)$$

$$CPI = CPU \text{ Cycles} / I$$

Instruction Frequency & CPI

- Given a program with n types or classes of instructions with the following characteristics:

C_i = Count of instructions of type _{i} $i = 1, 2, \dots, n$

CPI_i = Average cycles per instruction of type _{i}

F_i = Frequency or fraction of instruction type _{i} executed
= $C_i / \text{total executed instruction count} = C_i / I$

Then:

$$CPI = \sum_{i=1}^n (CPI_i \times F_i)$$

Fraction of total execution time for instructions of type i = $\frac{CPI_i \times F_i}{CPI}$

Instruction Type Frequency & CPI: A RISC Example

Program Profile or Executed Instructions Mix

Base Machine (Reg / Reg)

Op	Freq, F_i	CPI_i	$CPI_i \times F_i$	% Time
ALU	50%	1	.5	23% = $.5/2.2$
Load	20%	5	1.0	45% = $1/2.2$
Store	10%	3	.3	14% = $.3/2.2$
Branch	20%	2	.4	18% = $.4/2.2$

Given

Typical Mix

Sum = 2.2

$$CPI = \sum_{i=1}^n (CPI_i \times F_i)$$

$$CPI = .5 \times 1 + .2 \times 5 + .1 \times 3 + .2 \times 2 = 2.2$$

$$= .5 + 1 + .3 + .4$$

$$\frac{CPI_i \times F_i}{CPI}$$

Computer Performance Measures :

MIPS (Million Instructions Per Second) Rating

- For a specific program running on a specific CPU the MIPS rating is a measure of how many millions of instructions are executed per second:

$$\begin{aligned}\text{MIPS Rating} &= \text{Instruction count} / (\text{Execution Time} \times 10^6) \\ &= \text{Instruction count} / (\text{CPU clocks} \times \text{Cycle time} \times 10^6) \\ &= (\text{Instruction count} \times \text{Clock rate}) / (\text{Instruction count} \times \text{CPI} \times 10^6) \\ &= \text{Clock rate} / (\text{CPI} \times 10^6)\end{aligned}$$

- Major problem with MIPS rating: As shown above the MIPS rating does not account for the count of instructions executed (I).
 - A higher MIPS rating in many cases may not mean higher performance or better execution time. i.e. due to compiler design variations.
- In addition the MIPS rating:
 - Does not account for the instruction set architecture (ISA) used.
 - Thus it cannot be used to compare computers/CPU's with different instruction sets.
 - Easy to abuse: Program used to get the MIPS rating is often omitted.
 - Often the Peak MIPS rating is provided for a given CPU which is obtained using a program comprised entirely of instructions with the lowest CPI for the given CPU design which does not represent real programs.

Computer Performance Measures :

MIPS (Million Instructions Per Second) Rating

- Under what conditions can the MIPS rating be used to compare performance of different CPUs?
- The MIPS rating is only valid to compare the performance of different CPUs provided that the following conditions are satisfied:

- 1 The same program is used

(actually this applies to all performance metrics)

- 2 The same ISA is used

- 3 The same compiler is used

⇒ (Thus the resulting programs used to run on the CPUs and obtain the MIPS rating are identical at the machine code level including the same instruction count)

Wrong!!!

- 3 significant problems with using MIPS:
 - Problem 1:
 - MIPS is instruction set dependent.
 - (And different computer brands usually have different instruction sets)
 - Problem 2:
 - MIPS varies between programs on the same computer
 - Problem 3:
 - MIPS can vary inversely to performance!
- Let's look at an examples of why MIPS doesn't work...

Compiler Variations, MIPS & Performance: An Example

- For a machine (CPU) with instruction classes:

Instruction class	CPI
A	1
B	2
C	3

- For a given high-level language program, two compilers produced the following executed instruction counts:

Code from:	Instruction counts (in millions) for each instruction class		
	A	B	C
Compiler 1	5	1	1
Compiler 2	10	1	1

- The machine is assumed to run at a clock rate of 100 MHz.

Compiler Variations, MIPS & Performance: An Example (Continued)

$$\text{MIPS} = \text{Clock rate} / (\text{CPI} \times 10^6) = 100 \text{ MHz} / (\text{CPI} \times 10^6)$$

$$\text{CPI} = \text{CPU execution cycles} / \text{Instructions count}$$

$$\text{CPU clock cycles} = \sum_{i=1}^n (CPI_i \times C_i)$$

$$\text{CPU time} = \text{Instruction count} \times \text{CPI} / \text{Clock rate}$$

- **For compiler 1:**

- $\text{CPI}_1 = (5 \times 1 + 1 \times 2 + 1 \times 3) / (5 + 1 + 1) = 10 / 7 = 1.43$
- $\text{MIPS Rating}_1 = 100 / (1.428 \times 10^6) = 70.0 \text{ MIPS}$
- $\text{CPU time}_1 = ((5 + 1 + 1) \times 10^6 \times 1.43) / (100 \times 10^6) = 0.10 \text{ seconds}$

- **For compiler 2:**

- $\text{CPI}_2 = (10 \times 1 + 1 \times 2 + 1 \times 3) / (10 + 1 + 1) = 15 / 12 = 1.25$
- $\text{MIPS Rating}_2 = 100 / (1.25 \times 10^6) = 80.0 \text{ MIPS}$
- $\text{CPU time}_2 = ((10 + 1 + 1) \times 10^6 \times 1.25) / (100 \times 10^6) = 0.15 \text{ seconds}$

MIPS rating indicates that compiler 2 is better
while in reality the code produced by compiler 1 is faster

MIPS (The ISA not the metric) Loop Performance Example

For the loop:

```
for (i=0; i<1000; i=i+1){
    x[i] = x[i] + s; }
```

MIPS assembly code is given by:


```
        lw      $3, 8($1)          ; load s in $3
        addi    $6, $2, 4000       ; $6 = address of last element + 4
loop:   lw      $4, 0($2)          ; load x[i] in $4
        add     $5, $4, $3         ; $5 has x[i] + s
        sw      $5, 0($2)         ; store computed x[i]
        addi    $2, $2, 4          ; increment $2 to point to next x[ ] element
        bne     $6, $2, loop       ; last loop iteration reached?
```

The MIPS code is executed on a specific CPU that runs at 500 MHz (clock cycle = 2ns = 2×10^{-9} seconds) with following instruction type CPIs :

Instruction type	CPI
ALU	4
Load	5
Store	7
Branch	3

For this MIPS code running on this CPU find:

- 1- Fraction of total instructions executed for each instruction type
- 2- Total number of CPU cycles
- 3- Average CPI
- 4- Fraction of total execution time for each instructions type
- 5- Execution time
- 6- MIPS rating , peak MIPS rating for this CPU



$X[]$ array of words in memory, base address in $\$2$,
 s a constant word value in memory, address in $\$1$

MIPS (The ISA) Loop Performance

Example (continued)

- The code has 2 instructions before the loop and 5 instructions in the body of the loop which iterates 1000 times,
- Thus: Total instructions executed, $I = 5 \times 1000 + 2 = 5002$ instructions

1 Number of instructions executed/fraction F_i for each instruction type:

- ALU instructions = $1 + 2 \times 1000 = 2001$ $CPI_{ALU} = 4$ $Fraction_{ALU} = F_{ALU} = 2001/5002 = 0.4 = 40\%$
- Load instructions = $1 + 1 \times 1000 = 1001$ $CPI_{Load} = 5$ $Fraction_{Load} = F_{Load} = 1001/5002 = 0.2 = 20\%$
- Store instructions = 1000 $CPI_{Store} = 7$ $Fraction_{Store} = F_{Store} = 1000/5002 = 0.2 = 20\%$
- Branch instructions = 1000 $CPI_{Branch} = 3$ $Fraction_{Branch} = F_{Branch} = 1000/5002 = 0.2 = 20\%$

$$2 \quad CPU \text{ clock cycles} = \sum_{i=1}^n (CPI_i \times C_i)$$

$$= 2001 \times 4 + 1001 \times 5 + 1000 \times 7 + 1000 \times 3 = 23009 \text{ cycles}$$

Instruction type	CPI
ALU	4
Load	5
Store	7
Branch	3

3 Average CPI = CPU clock cycles / $I = 23009/5002 = 4.6$

4 Fraction of execution time for each instruction type:

- Fraction of time for ALU instructions = $CPI_{ALU} \times F_{ALU} / CPI = 4 \times 0.4 / 4.6 = 0.348 = 34.8\%$
- Fraction of time for load instructions = $CPI_{load} \times F_{load} / CPI = 5 \times 0.2 / 4.6 = 0.217 = 21.7\%$
- Fraction of time for store instructions = $CPI_{store} \times F_{store} / CPI = 7 \times 0.2 / 4.6 = 0.304 = 30.4\%$
- Fraction of time for branch instructions = $CPI_{branch} \times F_{branch} / CPI = 3 \times 0.2 / 4.6 = 0.13 = 13\%$

5 Execution time = $I \times CPI \times C = \text{CPU cycles} \times C = 23009 \times 2 \times 10^{-9} =$

$$= 4.6 \times 10^{-5} \text{ seconds} = 0.046 \text{ msec} = 46 \text{ usec}$$

6 MIPS rating = Clock rate / $(CPI \times 10^6) = 500 / 4.6 = 108.7 \text{ MIPS}$

- The CPU achieves its peak MIPS rating when executing a program that only has instructions of the type with the lowest CPI. In this case branches with $CPI_{Branch} = 3$
- Peak MIPS rating = Clock rate / $(CPI_{Branch} \times 10^6) = 500/3 = 166.67 \text{ MIPS}$

Computer Performance Measures :MFLOPS

- A floating-point operation is an addition, subtraction, multiplication, or division operation applied to numbers represented by a single or a double precision floating-point representation.
- MFLOPS, for a specific program running on a specific computer, is a measure of millions of floating point-operation (megaflops) per second:

MFLOPS =

Number of floating-point operations / (Execution time x 10^6)

- MFLOPS rating is a better comparison measure between different machines (applies even if ISAs are different) than the MIPS rating.
 - **Applicable even if ISAs are different**

Computer Performance Measures :MFLOPS

- Program-dependent: Different programs have different percentages of floating-point operations present. i.e compilers have no floating- point operations and yield a MFLOPS rating of zero.
- Dependent on the type of floating-point operations present in the program.
 - **Peak MFLOPS rating for a CPU:** Obtained using a program comprised entirely of the simplest floating point instructions (with the lowest CPI) for the given CPU design which does not represent real floating point programs.

Quantitative Principles of Computer Design

- Amdahl's Law:
 - The performance gain from improving some portion of a computer is calculated by:

$$\text{Speedup} = \frac{\text{Performance for entire task using the enhancement}}{\text{Performance for the entire task without using the enhancement}}$$

$$\text{or Speedup} = \frac{\text{Execution time without the enhancement}}{\text{Execution time for entire task using the enhancement}}$$

Performance Enhancement Calculations:

Amdahl's Law

- The performance enhancement possible due to a given design improvement is limited by the amount that the improved feature is used
- Amdahl's Law:
 - Performance improvement or speedup due to enhancement E:

$$\text{Speedup}(E) = \frac{\text{Execution Time without E}}{\text{Execution Time with E}} = \frac{\text{Performance with E}}{\text{Performance without E}}$$

- Suppose that enhancement E accelerates a fraction F of the execution time by a factor S and the remainder of the time is unaffected then:

$$\text{Execution Time with E} = ((1-F) + F/S) \times \text{Execution Time without E}$$

Hence speedup is given by:

$$\text{Speedup}(E) = \frac{\text{Execution Time without E}}{((1 - F) + F/S) \times \text{Execution Time without E}} = \frac{1}{(1 - F) + F/S}$$

F (Fraction of execution time enhanced) refers to original execution time before the enhancement is applied


Pictorial Depiction of Amdahl's Law

Enhancement E accelerates fraction F of original execution time by a factor of S

Before:

Execution Time without enhancement E: (Before enhancement is applied)

- shown normalized to $1 = (1-F) + F = 1$



After:

Execution Time with enhancement E:

$$\text{Speedup}(E) = \frac{\text{Execution Time without enhancement E}}{\text{Execution Time with enhancement E}} = \frac{1}{(1 - F) + F/S}$$

Example of Amdahl's Law

- Floating point instructions improved to run 2X; but only 10% of actual instructions are FP

$$\text{ExTime}_{\text{new}} = \text{ExTime}_{\text{old}} \times (0.9 + .1/2) = 0.95 \times \text{ExTime}_{\text{old}}$$

$$\text{Speedup}_{\text{overall}} = \frac{1}{0.95} = 1.053$$

Performance Enhancement Example

- For the RISC machine with the following instruction mix given earlier:

Op	Freq	Cycles	CPI(i)	% Time	CPI = 2.2
ALU	50%	1	.5	23%	
Load	20%	5	1.0	45%	
Store	10%	3	.3	14%	
Branch	20%	2	.4	18%	

- If a CPU design enhancement improves the CPI of load instructions from 5 to 2, what is the resulting performance improvement from this enhancement:

Fraction enhanced = $F = 45\%$ or $.45$

Unaffected fraction = $1 - F = 100\% - 45\% = 55\%$ or $.55$

Factor of enhancement = $S = 5/2 = 2.5$

Using Amdahl's Law:

$$\text{Speedup}_{(E)} = \frac{1}{(1 - F) + F/S} = \frac{1}{.55 + .45/2.5} = 1.37$$

An Alternative Solution Using CPU Equation

Op	Freq	Cycles	CPI(i)	% Time	CPI = 2.2
ALU	50%	1	.5	23%	
Load	20%	5	1.0	45%	
Store	10%	3	.3	14%	
Branch	20%	2	.4	18%	

- If a CPU design enhancement improves the CPI of load instructions from 5 to 2, what is the resulting performance improvement from this enhancement:

Old CPI = 2.2

New CPI = $.5 \times 1 + .2 \times 2 + .1 \times 3 + .2 \times 2 = 1.6$

$$\begin{aligned}
 \text{Speedup}(E) &= \frac{\text{Original Execution Time}}{\text{New Execution Time}} = \frac{\cancel{\text{Instruction count}} \times \cancel{\text{old CPI}} \times \cancel{\text{clock cycle}}}{\cancel{\text{Instruction count}} \times \text{new CPI} \times \cancel{\text{clock cycle}}} \\
 &= \frac{\text{old CPI}}{\text{new CPI}} = \frac{2.2}{1.6} = 1.37
 \end{aligned}$$

Which is the same speedup obtained from Amdahl's Law in the first solution.

Performance Enhancement Example

- A program runs in 100 seconds on a machine with multiply operations responsible for 80 seconds of this time. By how much must the speed of multiplication be improved to make the program four times faster?

$$\text{Desired speedup} = 4 = \frac{100}{\text{Execution Time with enhancement}}$$

→ Execution time with enhancement = $100/4 = 25$ seconds

$$25 \text{ seconds} = (100 - 80 \text{ seconds}) + 80 \text{ seconds} / S$$

$$25 \text{ seconds} = 20 \text{ seconds} + 80 \text{ seconds} / S$$

→ $5 = 80 \text{ seconds} / S$

→ $S = 80/5 = 16$

Alternatively, it can also be solved by finding enhanced fraction of execution time:

$$F = 80/100 = .8$$

$$\text{Speedup}(E) = \frac{1}{(1 - F) + F/S} = 4 = \frac{1}{(1 - .8) + .8/S} = \frac{1}{.2 + .8/s} \quad \text{Solving for S gives } S = 16$$

and then solving Amdahl's speedup equation for desired enhancement factor S Hence multiplication should be 16 times faster to get an overall speedup of 4.

Performance Enhancement Example

- For the previous example with a program running in 100 seconds on a machine with multiply operations responsible for 80 seconds of this time. By how much must the speed of multiplication be improved to make the program five times faster?

$$\text{Desired speedup} = 5 = \frac{100}{\text{Execution Time with enhancement}}$$

$$\rightarrow \text{Execution time with enhancement} = 100/5 = 20 \text{ seconds}$$

$$20 \text{ seconds} = (100 - 80 \text{ seconds}) + 80 \text{ seconds} / s$$

$$20 \text{ seconds} = 20 \text{ seconds} + 80 \text{ seconds} / s$$

$$\rightarrow 0 = 80 \text{ seconds} / s$$

No amount of multiplication speed improvement can achieve this.

Extending Amdahl's Law To Multiple Enhancements

- Suppose that enhancement E_i accelerates a fraction F_i of the original execution time by a factor S_i and the remainder of the time is unaffected then:

$$Speedup = \frac{\text{Original Execution Time}}{\left((1 - \sum_i F_i) + \sum_i \frac{F_i}{S_i} \right) \times \text{Original Execution Time}}$$

Unaffected fraction 

$$Speedup = \frac{1}{\left((1 - \sum_i F_i) + \sum_i \frac{F_i}{S_i} \right)}$$

Note: All fractions F_i refer to original execution time before the enhancements are applied.

Amdahl's Law With Multiple Enhancements: Example

- Three CPU performance enhancements are proposed with the following speedups and percentage of the code execution time affected:

Speedup ₁ = S ₁ = 10	Percentage ₁ = F ₁ = 20%
Speedup ₂ = S ₂ = 15	Percentage ₁ = F ₂ = 15%
Speedup ₃ = S ₃ = 30	Percentage ₁ = F ₃ = 10%

- While all three enhancements are in place in the new design, each enhancement affects a different portion of the code and only one enhancement can be used at a time.
- What is the resulting overall speedup?


$$\text{Speedup} = \frac{1}{\left((1 - \sum_i F_i) + \sum_i \frac{F_i}{S_i} \right)}$$

- $$\begin{aligned} \text{Speedup} &= 1 / [(1 - .2 - .15 - .1) + .2/10 + .15/15 + .1/30] \\ &= 1 / [.55 + .0333] \\ &= 1 / .5833 = 1.71 \end{aligned}$$

Pictorial Depiction of Example

Before:

Execution Time with no enhancements: 1



After:

Execution Time with enhancements: $.55 + .02 + .01 + .00333 = .5833$

Speedup = $1 / .5833 = 1.71$

Note: All fractions refer to original execution time.


Performance and Power

- Power is a key limitation
 - Battery capacity has improved only slightly over time
- Need to design power-efficient processors
- Reduce power by
 - Reducing frequency
 - Reducing voltage
 - Putting components to sleep
- Energy efficiency
 - Important metric for power-limited applications
 - Defined as performance divided by power consumption


Dynamic Energy and Power

- Dynamic energy
 - Transistor switch from 0 -> 1 or 1 -> 0
 - $\frac{1}{2} \times \text{Capacitive load} \times \text{Voltage}^2$
- Dynamic power
 - $\frac{1}{2} \times \text{Capacitive load} \times \text{Voltage}^2 \times \text{Frequency switched}$
- Reducing clock rate reduces power, not energy


Power & Clock Rate




Performance and Power




Energy Efficiency




Chip Manufacturing Process



Effect of Die Size on Yield



120 dies, 109 good



26 dies, 15 good

□ Good Die
■ Defective Die

Dramatic decrease in yield with larger dies

Yield = (Number of Good Dies) / (Total Number of Dies)

$$\text{Yield} = \frac{1}{(1 + (\text{Defect per area} \times \text{Die area} / 2))^2}$$

Die Cost = (Wafer Cost) / (Dies per Wafer $\times$ Yield)

Integrated Circuit Cost

- Integrated circuit

$$\text{Cost of integrated circuit} = \frac{\text{Cost of die} + \text{Cost of testing die} + \text{Cost of packaging and final test}}{\text{Final test yield}}$$

$$\text{Cost of die} = \frac{\text{Cost of wafer}}{\text{Dies per wafer} \times \text{Die yield}}$$

$$\text{Dies per wafer} = \frac{\pi \times (\text{Wafer diameter}/2)^2}{\text{Die area}} - \frac{\pi \times \text{Wafer diameter}}{\sqrt{2} \times \text{Die area}}$$

$$\text{Yield} = (\text{Number of Good Dies}) / (\text{Total Number of Dies})$$

$$\text{Yield} = \frac{1}{(1 + (\text{Defect per area} \times \text{Die area} / 2))^2}$$

Things to Remember

- Performance is specific to a particular program
 - Any measure of performance should reflect execution time
 - Total execution time is a consistent summary of performance
- For a given ISA, performance improvements come from
 - Increases in clock rate (without increasing the CPI)
 - Improvements in processor organization that lower CPI
 - Compiler enhancements that lower CPI and/or instruction count
 - Algorithm/Language choices that affect instruction count
- Pitfalls (things you should avoid)
 - Using a subset of the performance equation as a metric
 - Expecting improvement of one aspect of a computer to increase performance proportional to the size of improvement

You are going to enhance a machine and there are two types of possible improvements: either (i) make multiply instructions run 4 times faster, or (ii) make memory access instructions run two times faster than before. You repeatedly run a program that takes 100 seconds to execute (on the original machine) and find that of this time 25% is used for multiplication, 50% for memory access instructions, and 25% for other tasks.

1. What will the speedup be if you improve both multiplication and memory access?
2. Assume the program you run has 10 billions instructions and runs on the machine that has a clock rate of 1GHz. Calculate the CPI for this machine. Assume further that the CPI for multiplication instructions is 20 cycles and the CPI for memory access instructions is 6 cycles. Compute the CPI for all other instructions.
3. What is the CPI for the improved machine when improvements on both multiplication and memory access instructions are made?