* state Ro	eduction	and Assig	nmente
-Design sto	irts with	h state tabl	le or state diagram.
-Reduction on t	the number	of flip-flop	os and the number
of gates			
- Two states	are sail		· 1
- If they have	the same	next state	and same output.
Example 3-			
state tables-		state Jingram	0/0 9 1/0 0/0 0/0 0/0 0/0 0 0/0
present stute	Nextstate x=0 x=1	Obstput X=0 x=1	6 010 C
Q	a b	0 0 3	1, J -0/0 > C
b	c d	0 0	10 1/1 1/1
C	ad	0 0	() () ()
9	e f	0 1	$O_{1/1}$
e	a f	015	some output
7	4 C	\sim	
STUDENTS-HUB.cd	m f	D Uploa	aded By: Ahmad K Hamdan

So we draw the state table and replace g by e

Present shate Nextstate output X=0 X=0 X=1 9 Q 6 0 0 6 9 C 0 0 a d C 0 0 ţ 2 6 1 JJ Samp output 0 4 C same next state Q 0 i. d is equivalent to f t [e] t ()d=f and replace each f in the 50 we delete f table by d Present state output Next state X=0 X=1 X=1 XEO b Q 9 0 0 d 6 0 0 C 9 0 \circ C 2 9 \bigcirc 9 C 0 6 0 9 0 ent. states have she shall be the shed by: Ahmad K Hamdan STUDERTS-HUB

* Implication Chart							
- To check possible equivalent states in state table with large number of states.							
() - drau - pla	s the cetali	implication any	ion Cho square	rt of a po		tates wh	ose
- pla	ice 7	re not I for eg	qui vale	nt state	same	outputs e next state)
state tab	Vex X=0	t state x=1	aetput x= 0 ×	<pre></pre>			
Q	9	b	0	0			
b C	Y	f	0	I			15
2	Ø	9	١	0			
C	Ø	9	}	0			
t	С	Ь	0	O			
9	Q	6	١	0			

STUDENTS-HUB.com

nart Implication empty squares = Two states have second The ЛР same outputs but different next states C X X 93 next states are a e 9 X ds next states are ad X X 6 X X X e=d 50 g=d but cb f 9= e X X 50 e=d X d 6 e d a le e=d=9 9 9 Q 2 D T 9 b C first state final stat - 1 For empty squares, enter the implied states 2 e= d= 9 and f for 9 nex stat 9 d b 6 but C is not equivalent to d So aff f C b=b 50 b=f 9 6 C. STUDENTS-HUB.com 6

e conivelent 50

) place I for equivalent states and I for not 3 equivalent states

9 ect X XX XXXV abcd 4) List equivalent states from squares with (a,b), (d,e), (d,g), (e,g)(5) Combine pairs of states into large groin (a,b), (d,e,9) 6 The final states are the equivalent states and all remaining states in state table fast STUDENTS-HUB.com from Uppaded By: Ahmad X Hamdan . C

state table output X=0 X=1 next state Present state. 0 0 d a 9 0 9 t C 1 0 9 9 CN 0 0 t C 9

* Design of sequential Logic Procedureso-() From the word description, derive a state diagram 2) Reduce the number of states if necessary (3) Assign binary Values to the state 9 obtain the binary-coded state table (5) choose the type of flip-flops to be used O Derive the simplified flip-flop input equations and output equations 3 Draw the Logic diagram


STUDENTS-HUB.com


Examples- Design a sequential circuit that detects three or more consecutive ones? (1) Derive the state diagram from the beginning we can design the same circuit using meaby machine or moore machings 010/11/11 input Using mealy machine 00000111 output hine moore ma 0 Uploaded By: Ahmad K Hamdan

If the problem is to defect three consecutive one's

the word more is not mentioned olo 111, 111 input

0000011 output





Uploaded By: Ahmad K Hamdan

10

Once we have the state diagram, we can benerate the state table ?-

Derive the state diagram

		present state	Nex X=0	xt state x=1	outpu X=0	
Alo Bio		A	A	B	0	0
0 0 1	>	B	A	C	0	0
		с	A	D	0	0

E Reduce the number of states if necessary

(3) Assign binary values to the state re have 4 states so we can use 2-bit code $\log_2(u) = 2 \# of bits$

A 00

BOI

C 10

DI

STUDENTS-HUB.com

(4) obt	rain t				Coded	state	table
		state	tal	ble	().	1.1	
Present A(+)	B(F)	input	A	(HI)	state B.(++1)	Output	
0	0	0		0	0	0	1
0	0	l.		0	/	0	
0	1	0		0	0	0	
0	ſ)		١	0	0	
١	0	0		0	0	0	
١	0	1		1	•	0	
	1	0		0	0	8	
ſ	1	/		1	· \	1	

Schoose the type of flip-flop we will solve using ztypes of flip-flops (A) O - flip-flops

of flip-flops = # of bits = log (# of states) = (wg(4) = 2 flip flops

We know that charactristics equation $Q(f+i) = D \implies D = Q(f+i)$ Truth hable D = Q(f) Q(f+i) 0 = 0STEDENTS-HUB.com

Excitation table Q(t) Q(t+1) D 0 0 0 0 1 1 1 0 0 ploaded By: Abmad K Hamd


state table of D flip-flops


Present state input S DA DR BC+ A(H) 0 Ó \bigcirc 0 ()O 0 1 0 O \bigcirc O 0 C \bigcirc 0 0 0 0 O 0 0 \bigcirc D 0 0 ()G DA = A (++1) from the previous table and excitation table DB = B(++1) from the previous table and excitation table $D_{A} = \sum (3, 5, 7)$ $D_{B} = \Xi(1, 5, 7)$


STUDENTS-HUB.com

7=2(6,7)


O Derive the simplified flip-flop input equations and output equations







A of the the the test of t




STUDENTS-HUB.com

B using JK flip-flops we still need 2 flip-flops we need to convert the state table on bage 27 to JK state table using JK excitation table

JK chovacteris	stirs table		
	Q(++1)	JK exc	'tation table
		QLI) G	0(++1) J K
0 0	Q(t) nuchange =>	Second State Stat	NOO
\circ /	o reset		1
1 0	1 set	0	
\setminus \setminus (0 Reset 1 set \$\$(+) complement	Υ.	1 X / O
			0 X 1 1 X 0
if Q(t) = 0	and Q(++1)=0		\wedge
It is either	J=0 and K=0 (No	s Change)	
04	J=0 and K=1 ()	reset) /	/
	J=0 K=X Laoov	-1	
and so or			

STUDENTS-HUB.com




YZAB


(C) Using T flip-flops we need to convert the state table on page 27 to T-state table using Texcitation table T- flip-flop T- flip-flop Q(+) Q(++1) | T Characteristics table Q(++1) 0 0 0 O Q(F) no chang 0 1 1 Q(+) Complement \ 0 STUDENTS-HUB Uploaded By) Ahmad & Hamdan

present	state	input,	Next s	state	flip fl	.op input	is Outpub
ALT	B(f)	X	A(HI)	B(++1)	TA	TB	X
0	0	C	0	0	0	С	0
0	0	1	0	1	O	1	0
		0	0	0	0	Υ	0
0		/	(0)	\	6
1	0	0	0	0		0	Ö
(\bigcirc	١		\	0)	C
-	1	0	0	0	\	\	1
1	(1		0	0	l
$T_A = S(3, 4, 6) \qquad \begin{array}{c} BX & 0 & 0 \\ \hline D \\ \hline D$							
= AX+ABX							
$T_{B=2}(1,2,3,5,6) \xrightarrow{B_{1}}_{0} \xrightarrow{B_{1}}_{0} \xrightarrow{0}_{0} \xrightarrow{1}_{0} \xrightarrow$							

= BEX + BX + AB



STUDENTS-HUB.com




YEAB

* Design of Binary Counter Examples Design a circuit counts up from 0 to 7 Nex Preser back 40 then state Q(++1) Q(++1) Qo(++1) 0 Qs Q, Q2 000 1 \mathcal{O} 0 0 0 0 001 0 1 0 6 \mathcal{O} 0 1 1 0 0 0 \mathcal{O} 0 0 1 5 (10) 010 J 0 0 ()0 S-HUB.com Uploaded By: Ahmad K Hamdah STUDE U 7

Using D-flip-flops we have & states: # of flip-flops = Log (8)=3 $D_2 = Q_0(f+1) = 5(3,4,5,6)$ $D_1 = Q_1(1+1) = 2(1/2, 5, 6)$ $D_0 = Q_2(F+1) = E(v_1 2, 4, 6)$ Q2 00 Do = Qo $D_1 = \overline{Q}_1 Q_3 + \overline{Q}_1 \overline{Q}_3$ 10 P2 P0 000 11 01 = Q. E q. Dr= Q2Q1+Q2Q+QQB 919000 01 $= Q_2(\overline{Q_1} + \overline{Q_2}) + \overline{Q_2} Q_1 Q_2$ $= Q_2(Q Q_3) + \overline{Q_2}(Q_1 Q_2)$


 $= Q_2 \oplus (Q_1, Q_0)$



K Dealing with unused states
-in some cases we wish to use less than the total number of states Qualable
- The unused state may be treated as "don't care" or assigned to specific next state
- we should ensure that a counter enter one of its unused states, eventually goes into one of the valid states after one clock pulse.

STUDENTS-HUB.com

Example 3-



6			De Co	
5	elt	Corre	cting a	ter
Q.	P	Q(++1)	Q(++1)	Q.(++1)
0	0	0	C	1
D	1	0	١	0
Y	0	(0	0
1	1	١	0	0
0	0	1	0	1
0	1	1	1	0
1	0	0	0	0
1	(0	0	0

0000

STUDENTS-HUB.com

0 0 0 0 1 x x X