

* state Reduction and Assignment


- Design starts with state table or state diagram.
- Reduction on the number of flip-flops and the number of gates
- Two states are said to be equivalent:
 - If they have the same next state ⁽¹⁾ and same output ⁽²⁾.

Example:-

state table:-

Present state	Next state		output	
	x=0	x=1	x=0	x=1
a	a	b	0	0
b	c	d	0	0
c	a	d	0	0
d	e	f	0	1
e	a	f	0	1
f	g	f	0	1
g	a	f	0	1

state diagram



same output
same next state

e is equivalent to g

So we draw the state table and replace g by e

Present state	Next state		Output	
	X=0	X=1	X=0	X=1
a	a	b	0	0
b	c	d	0	0
c	a	d	0	0
d	e	f	0	1
e	a	f	0	1
f	e	f	0	1

Same output
 Same next state
 $\therefore d$ is equivalent to f
 $d = f$

So we delete f and replace each f in the table by d

Present state	Next state		Output	
	X=0	X=1	X=0	X=1
a	a	b	0	0
b	c	d	0	0
c	a	d	0	0
d	e	d	0	1
e	a	d	0	1

No equivalent states

* Implication Chart

- To check possible equivalent states in state table with large number of states.

- ① - draw the implication chart
- place ☐ in any square of a pair of states whose outputs are not equivalent.
 - place ☒ for equivalent states (same outputs same next state)

state table

present state	Next state		output	
	x=0	x=1	x=0	x=1
a	d	b	0	0
b	e	a	0	0
c	g	f	0	1
d	a	d	1	0
e	a	d	1	0
f	c	b	0	0
g	a	e	1	0

Implication Chart

second
↓
b

The empty squares: Two states have same outputs but different next states

c						
d	X	X				
e	X	X	X	✓		
f	c b d b		X	X	X	
g	X	X	X	a e a d	a e a d	X
	a	b	c	d	e	f

first state

final stat - 1

g: next states are a e

d: next states are a d

but $e = d$ so $g = d$

$e = d$ so $g = e$

$e = d = g$

② For empty squares, enter the implied states

$$e = d = g$$

for a and f


next stat

a d b

f c b

$b = b$ but c is not equivalent to d so $a \neq f$

b e a so $b \neq f$



③ place ☒ for equivalent states and ☐ for not equivalent states

b	<input checked="" type="checkbox"/>						
c	<input type="checkbox"/>	<input type="checkbox"/>					
d	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>				
e	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>			
f	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>		
g	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
	a	b	c	d	e	f	

④ List equivalent states from squares with ☒

$(a, b), (d, e), (d, g), (e, g)$
 $\downarrow \quad \downarrow \quad \downarrow \quad \downarrow$
 $a \quad d \quad d \quad d$

⑤ Combine pairs of states into large groups

$(a, b), (d, e, g)$

⑥ The final states are the equivalent states and all remaining states in state table

$(a, b) \Rightarrow a$
 $f \Rightarrow f$

from 1 to 4 states
 Uploaded By: Ahmad K Hamdan

state table

Present state	next state		output	
	$x=0$	$x=1$	$x=0$	$x=1$
a	d	a	0	0
c	d	f	0	1
d	a	d	1	0
f	c	a	0	0

* Design of sequential Logic

Procedures:-



- ① From the word description, derive a state diagram of the circuit
- ② Reduce the number of states if necessary
- ③ Assign binary values to the state
- ④ obtain the binary-coded state table
- ⑤ choose the type of flip-flops to be used
- ⑥ Derive the simplified flip-flop input equations and output equations
- ⑦ Draw the Logic diagram

Example:- Design a sequential circuit that detects three or more consecutive ones?


① Derive the state diagram

from the beginning we can design the same circuit using mealy machine or moore machine

using mealy machine



using moore machine




If the problem is to detect three consecutive one's


the word move is not mentioned

$010 \underline{111} \overset{1}{111}$ input
 $00000 \underline{11}$ output

Using mealy machine




Using moore machine



$\underline{111} \quad \underline{111}$

Once we have the state diagram, we can generate the state table:-

① Derive the state diagram



Present state	Next state		output	
	x=0	x=1	x=0	x=1
A	A	B	0	0
B	A	C	0	0
C	A	D	0	0
D	A	D	1	1

② Reduce the number of states if necessary

∵ we don't have any equivalent states

③ Assign binary values to the states

we have 4 states so we can use 2-bit code

$$\log_2(4) = 2 \text{ \# of bits}$$

A 00

B 01

C 10

D 11

④ obtain the binary-coded state table

Present state		input x	Next state		output y
A(t)	B(t)		A(t+1)	B(t+1)	
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	1	1	1	1

⑤ Choose the type of flip-flop
we will solve using 3 types of flip-flops
① D - flip-flops

$$\begin{aligned} \# \text{ of flip-flops} &= \# \text{ of bits} = \log_2(\# \text{ of states}) \\ &= \log_2(4) = 2 \text{ flip-flops} \end{aligned}$$

we know that
characteristics equation

$$Q(t+1) = D \Rightarrow D = Q(t+1)$$

Truth table

D	Q(t)	Q(t+1)
0	0	0
0	1	0
1	0	1
1	1	1

Excitation table

Q(t)	Q(t+1)	D
0	0	0
0	1	1
1	0	0
1	1	1

state table of D flip-flops

Present state		input	D_A	D_B	Y
$A(t)$	$B(t)$	X			
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	1	1	1	1

$D_A = A(t+1)$ from the previous table and excitation table
 $D_B = B(t+1)$ from the previous table and excitation table

$$D_A = \Sigma(3, 5, 7)$$

$$D_B = \Sigma(1, 5, 7)$$

$$Y = \Sigma(6, 7)$$

⑥ Derive the simplified flip-flop input equations and output equations

$$D_A = \Sigma(3, 5, 7)$$

$$= BX + AX$$

$$= B(+X) + A(+X)$$

B \ X	00	01	11	10
A = 0			1	
A = 1		1	1	

$$D = \Sigma(1, 5, 7)$$

$$= \bar{B}X + AX$$

B \ X	00	01	11	10
A = 0		1		
A = 1		1	1	

$$Y = \Sigma(6, 7)$$


$$= AB$$

B \ X	00	01	11	10
A = 0				
A = 1			1	1

⑦ Draw the logic diagram

$$D_A = AX + BX$$

$$D_B = AX + \bar{B}X$$



$$Y = AB$$

② Using JK flip-flops

we still need 2 flip-flops

we need to convert the state table on page 27

to JK state table using JK excitation table

JK characteristics table

\bar{J}	K	$Q(t+1)$
0	0	$Q(t)$ no change
0	1	0 reset
1	0	1 set
1	1	$\bar{Q}(t)$ complement

\Rightarrow

JK excitation table

$Q(t)$	$Q(t+1)$	\bar{J}	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

if $Q(t)=0$ and $Q(t+1)=0$

It is either $\bar{J}=0$ and $K=0$ (no change)

or $\bar{J}=0$ and $K=1$ (reset)

$\bar{J}=0$ $K=X$
 $\hookrightarrow 0 \text{ or } 1$

and so on...

Present state		input X	Next state		Flip-flop inputs				output Y
A(t)	B(t)		A(t+1)	B(t+1)	JA	KA	JB	KB	
0	0	0	0	0	0	X	0	X	0
0	0	1	0	1	0	X	1	X	0
0	1	0	0	0	0	X	X	1	0
0	1	1	1	0	1	X	X	1	0
1	0	0	0	0	X	1	0	X	0
1	0	1	1	1	X	0	1	X	0
1	1	0	0	0	X	1	X	1	1
1	1	1	1	1	X	0	X	0	1

$$\begin{aligned}\bar{J}A &= \sum_m(3) + \sum_d(4, 5, 6, 7) \\ &= BX\end{aligned}$$

BX	00	01	11	10
A			1	
0				
1	X	X	X	X

$$\begin{aligned}K_A &= \sum_m(4, 6) + \sum_d(0, 1, 2, 3) \\ &= \bar{X}\end{aligned}$$

BX	00	01	11	10
A				
0	X	X	X	X
1	1			1

$$\begin{aligned}\bar{O}B &= \sum_m(1, 5) + \sum_d(2, 3, 6, 7) \\ &= X\end{aligned}$$

BX	00	01	11	10
A				
0		1	X	X
1		1	X	X

$$K_B = \sum_m(2, 3) + \sum_d(0, 1, 4, 5)$$

BX	00	01	11	10
A				
0	X	X	X	X
1	X	X	X	X

$$\bar{J}A = BX$$


$$x_{\text{月}} = \bar{x}$$

$$\overline{OB} = x$$

$$K_B = \overline{A + X}$$

$$= \overline{(A \cdot X)}$$

$$Y = AB$$



© using T flip-flops

we need to convert the state table on page 27 to T-state table using T excitation table

T-Flip-flop Characteristics table

T	$Q(t+1)$
0	$Q(t)$ no change
1	$\bar{Q}(t)$ complement

T- flip-flop
excitation table

$Q(t)$	$Q(t+1)$	T
--------	----------	---

0	0	0
0	1	1
1	0	1

Present state		input X	Next state		flip flop inputs		outputs
A(t)	B(t)		A(t+1)	B(t+1)	TA	TB	
0	0	0	0	0	0	0	0
0	0	1	0	1	0	1	0
0	1	0	0	0	0	1	0
0	1	1	1	0	1	1	0
1	0	0	0	0	1	0	0
1	0	1	1	1	0	1	0
1	1	0	0	0	1	1	1
1	1	1	1	1	0	0	1

$$T_A = \sum (3, 4, 6)$$

$$= A\bar{X} + \bar{A}BX$$

A	BX			
	00	01	11	10
0			1	
1	1			1


$$T_B = \sum (1, 2, 3, 5, 6)$$

$$= \bar{B}X + B\bar{X} + \bar{A}B$$

$$= B \oplus X + \bar{A}B$$

A	BX			
	00	01	11	10
0		1	1	1
1		1		1

$$T_A = A\bar{X} + \bar{A}BX$$




$$T_B = \bar{A}B + B \oplus X$$

$$Y = AB$$

* Design of Binary Counter

Example 2: Design a circuit counts up from 0 to 7 then back to 0



present state			next state		
Q_2	Q_1	Q_0	$Q_2(t+1)$	$Q_1(t+1)$	$Q_0(t+1)$
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	1	0	1
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	0

using D-flip-flops

we have 8 states \therefore # of flip-flops = $\log_2(8) = 3$

$$D_2 = Q_0(t+1) = \Sigma(3, 4, 5, 6)$$

$$D_1 = Q_1(t+1) = \Sigma(1, 2, 5, 6)$$

$$D_0 = Q_2(t+1) = \Sigma(0, 2, 4, 6)$$

$$D_0 = \bar{Q}_0$$

$Q_1 Q_0$	00	01	11	10
Q_2 0	1			1
Q_2 1	1			1

$$D_1 = \bar{Q}_1 Q_0 + Q_1 \bar{Q}_0$$

$$= Q_0 \oplus Q_1$$

$Q_1 Q_0$	00	01	11	10
Q_2 0		1		2
Q_2 1		5		6

$$D_2 = Q_2 \bar{Q}_1 + Q_2 \bar{Q}_0 + \bar{Q}_2 Q_1 Q_0$$

$$= Q_2 (\bar{Q}_1 + \bar{Q}_0) + \bar{Q}_2 Q_1 Q_0$$

$$= Q_2 (Q_1 Q_0)' + \bar{Q}_2 (Q_1 Q_0)$$


$$= Q_2 \oplus (Q_1 Q_0)$$

$Q_1 Q_0$	00	01	11	10
Q_2 0			1	
Q_2 1	1	1		1

$$D_2 = Q_2 \oplus (Q_1 Q_0)$$

$$D_1 = Q_1 \oplus Q_0$$


$$D_0 = \bar{Q}_0$$




* Dealing with unused states

- in some cases we wish to use less than the total number of states available
- The unused state may be treated as "don't care" or assigned to specific next state
- we should ensure that a counter enter one of its unused states, eventually goes into one of the valid states after one clock pulse.

Example 2



states 3 and 7 are unused
Don't Care or



self correcting counter

Q_2	Q_1	Q_0	$Q_2(t+1)$	$Q_1(t+1)$	$Q_0(t+1)$
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	1	0	0
0	1	1	X	X	X
1	0	0	1	0	1
1	0	1	1	1	0
1	1	0	0	0	0
1	1	1	X	X	X

Q_2	Q_1	Q_0	$Q_2(t+1)$	$Q_1(t+1)$	$Q_0(t+1)$
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	1	0	0
0	1	1	1	0	0
1	0	0	1	0	1
1	0	1	1	1	0
1	1	0	0	0	0
1	1	1	0	0	0