


ENC 5533
Advanced Systems Design
Dr. Abdellatif Abuiissa
3rd Year 2018/2019
Sajeda - 2nd semester
Murra

Lec 1:


Review

EX1: Design 4-bit comparator using the following 2-bit comparator.



sol: $X = X_3 X_2 X_1 X_0$, $Y = Y_3 Y_2 Y_1 Y_0$

$F_1 (X > Y)$ $F_2 (X < Y)$ $F_3 (X = Y)$



most sig.

$$f_1 > f_2 > f_3$$

(*) مستحیل یکوں g_3 و g_4 مع بعض 0 أو g_1 و g_2 مع بعض صفر

 $\sqrt{3}$

g ₂ g ₁	11
g ₁ g ₂	11
11	11


$$F_3 = g_1 g_2 g_3 g_4 \Rightarrow \text{AND}$$

F_1


$g_3 g_2$ \ $g_1 g_4$	00	01	11	10
00	X	X	X	X
01	X			
11	X			
10	X	1	1	1

$$F_1 = g_2' + g_1 g_4'$$

$F_1 = 1$
 when $g_1 = 1$ & $g_2 = 0$ ($g_1 g_2'$)
 or if $g_1 = 1$ & $g_2 = 1$
 $g_3 = 1$ & $g_4 = 0$



EX2: Design counter that counts 0, 2, 3, 6.



001 → x x x

100 → x x x

101 → x x x

111 → x x x


أكثر كوست بالبرزايين
 وممكن يدخل بسيت دونت
 كبرو يعلق فيهم "يصر"
 فيه مشاكل

Sol:


4 states \Rightarrow 2 Flip Flops

A_1, A_0

\Leftarrow regular counter




$$\Rightarrow T_1 = 1 \quad T_2 = A_0$$



A_1	A_0	x	y	z
0	0	0	0	0
0	1	0	1	0
1	0	0	1	1
1	1	1	1	0

يمكن مطلع
الديزائن أبسط كثير
حسب الأرقام



1, 3, 5, 7

مثلاً لو

2 bit counter → least sig على اوبكل
الباقى زي قبل


EX3: X is 4 bit number, design $F = 2X + 1$

Sol1:

x_3	x_2	x_1	x_0	x_3	x_2	x_1	x_0	F_3	F_4	F_3	F_2	F_1
-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------


غالبه كثير ويدور وقت

sol 2: using 4bit adder



sol 3:

$$\begin{array}{l} \overset{3}{0011} \rightarrow \overset{7}{00111} \\ \overset{5}{0101} \rightarrow \overset{11}{01011} \\ \overset{15}{1111} \rightarrow \overset{31}{11111} \end{array}$$



Buses:

① Std-Logic-Vector

② as a number

declared as inout std-Logic-vector

①

count <= count + 1;

default value = U

111
1+
1000
count

← unsigned package

②

declared as inout integer rang 0 to 7

count <= count + 1;

need to check when count = 7 if yes count = 0
else add one

لماذا حذفتم ربع يعطيني إلى بطله عن الريبج

default value = 0


on hardware : default Value is a random number in both cases.

Open ports:

لما في أوتبوتس ما يدي أسببكم وبدي أخذ الباقي.

الانبوت ممتوع أنرك open لكا إذا أعطيت default value

قبل بصير أعمه open



يدي أسببكم 2-to-4 decoder

← open

bit → default value is 0.

universal gate مکمل یونی ورسٹل گیت

universal port map (a, b, open, c, open);

default بے معنی بعضی ایرور مکمل یونی
↑ نہ ہونے نہ ہونے
↑ output y نہ ہونے

Generic:

delay: delay-length type

entity and 2 generic map (35 ns) port map(a, b, c)

تبدیل کرنے کے لیے بے معنی بے معنی

Assert and report statement:

cin = 0 8 bit 8 bit 16 bit 2¹⁶ case

test-bench is not useful

process

loop x

0 → 256

loop y

0 → 256

wait until rising-edge(clk)

sr-flip flop

S = 1 R = 1

unwanted state

assert (not (S = '1' and R = '1'))

STUDENTS-HUB.COM

set and reset in the same time

severity note;

تبدیل کرنے کے لیے

Uploaded By: Ahmad K Hamdan

severity : 1. note

2. warning

3. error

4. failure

→ توقف الـ simulation

حسب اللون:
بطلح أسود

أزرق

أحمر

بالترتيب

assert (myresult = actual-result)
report "unexpected result"
severity error;

بقي أمثلة entity بالـ entity
بكل alch و ميع الـ entity بصير الـ
begin

Generic:

adder
generic

sum $\leftarrow x + y$;

x n bit , y n bit , sum n+1 bit

$$2^n \times n = 2^n$$

decoder $n \times 2^n$

$d(\text{con_integer}(a)) \leftarrow 1$;

$0 \rightarrow n$

أو

constant d-cons : std-logic-vector (2**n-1 down to 0)

:= (0 => '1', others => '0')

0000 0001


3*8

a=0 d=0000 0001

a=5 d=0010 0000

a=7 d=1000 0000

d \leftarrow shl (d-constant, a);



$$y \leftarrow a(\text{conv_integer}(s))$$

Loop statements

جوا پروسیس

```

— process
    variable count : integer := 0;
    begin
        loop
            count := count + 1;
            wait until rising_edge(clk);
        end loop;
    
```

infinite loop →

implicit declaration for i

```

— for i in 0 to 8 loop
    ...
end loop;

```

جوا پروسیس

```

— while x > 2 or y = 5 loop
    ...
end loop

```

جوا پروسیس

Exit statement

if (condition) then exit; → break زي
 if (condition) then next; → continue زي

Lec 13:

CONV-STD-LOGIC-VECTOR (i, 4) و
 عدد البت bits ← الرقم الانجليزي

Expected edge conv-std-logic-vector (i+1, 5) و
 الناتج خمسة بت لما أصبح 4

الكلون حسب الadder التي في تعامله
 بعد ما أحسب كل الكيسز بعد wait عشان تنفي الprocess

Digital Integrated circuits:

Implementation of algorithm:

1 General purpose HW "micro processor"
 → implementation by SW ^{adv} ⇒ flexible

2 specific circuit HW "specific purpose"
^{adv} ⇒ speed


ASIC → Application specific integrated circuits
 parallel processing سرعة عن طريق ^{disadv.} ⇒ not flexible

Ex:

	price	Quantity
item 1	P_1	Q_1
item 2	P_2	Q_2
item 3	P_3	Q_3

$$\text{cost} = \underbrace{P_1 \times Q_1}_{\textcircled{1}} + \underbrace{P_2 \times Q_2}_{\textcircled{2}} + \underbrace{P_3 \times Q_3}_{\textcircled{3}}$$

↓
step ④




لما بيدي أعمل parallel

⊛ FPGA — speed flexible
 تجمع بين خصائص القتين
 بس ما يتقدر توخذ سرعة ال specific بتكون أقل و برضو مش
 flexible زي ال general
 field programmable gate array

⊛ PLDs programmable logic device


Lec 14:

⊛ PLD programmable logic device



⊛ PROM programmable read only memory

Ex: $F(X) = X^2 + 1$, X is 2-bit input.



$$X = 11 \quad X^2 = 1001$$

$$+ 1$$

$$= 1010$$

X_1, X_0	Q_3	Q_2	Q_1	Q_0
0 0	0	0	0	1
0 1	0	0	1	0
1 0	0	1	0	1
1 1	1	0	1	0

الجزء الأول ثابت

الجزء الثاني


4x4 ROM
 locations data

Uploaded By: Ahmad K Hamdan

4x3 ← X_0 هي Q_1 Q_0 به عملوا optimal
 Q_0 هي X_0 فيبيري 4x2 ROM
 مستطوب نعملوا optimal

EX: $F(x) = 2x + 3$ x is 3 bit - input.

$$2 \times 7 + 3 = 17 \Rightarrow 5 \text{ outputs}$$




X_2	X_1	X_0	Q_4	Q_3	Q_2	Q_1	Q_0
0	0	0	0	0	0	1	1
0	0	1	0	0	1	0	1
0	1	0	0	0	1	1	1
0	1	1	0	0	1	1	1
1	1	1	1	0	0	0	1

8x5

- ROM: non volatile, faster
- RAM: volatile

② PAL "programmable array Logic"




$$F_1 = \Sigma$$

$$F_1 = A'B + ABC + B'C'$$

$$F_2 = AB + B'C$$

③ PLA "programmable Logic Array"



2 levels are programmable


$$f_1 = A'B + B'C + ABC$$

$$f_2 = B'C' + A'B$$

* FPGAs (Field programmable Gate Array)


- FPGAs are usually based on look-up-table LUT approach.


Ex: 2 input LUT will look like this



$$F = A \text{ and } B$$


A	B	F
0	0	0
0	1	0
1	0	0
1	1	1





decoder ترکیبته
و بیت و


Ex: XOR $C = A \oplus B$



A	B	C
0	0	0
0	1	1
1	0	1
1	1	0

F = a and b and c

2 LUT



Ex: real example: in Altera FLEX10K


the gate logic is implemented using LUT.

The LUT is high speed 16x1 SRAM.



⇒ 4 inputs are used to address LUT memory.

The truth table for the desired gate network is loaded into the LUT SRAM during programming

$$F = A'B' + CD'$$



address				Data
a	b	c	d	F
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	1
1	1	1	1	0




Lec 15:

* Testing of Digital circuits

2 approaches for testing:

① functional testing (exhaustive testing)



② structural testing (non-exhaustive testing)

Ex: in exhaustive testing with 1 GHz speed of testing cpu.

* if the circuit has 32 inputs

$$\Rightarrow 2^{32} \approx 4 \times 10^9 \Rightarrow \text{then we need 4 seconds}$$

\downarrow
test patterns
test vectors
combinations

* if the circuit has 64 inputs

$$\Rightarrow 2^{64} \text{ test vectors} \approx 2 \times 10^{19}$$

using 1 GHz speed

$$\Rightarrow \text{we need} \approx 585 \text{ year}$$

$$\frac{2 \times 10^{19}}{10^9} = 2 \times 10^{10} \text{ second}$$


- we assumed $2^{30} = 10^9$

* Basic Testing procedure:

note: we always control inputs & observe the outputs,

- apply test inputs to the inputs of the circuit,

observe the outputs and compare them with expected values.



Assume that sum is short-circuited with V_{cc} .

A	B	sum	carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

non-exhaustive
 ① يزيد أجزء كلهم لها إذا صدر لي
 ② بخار اشي بين زي
 ③ لها بوي أشوف كل الاحتمالات

	A	B
① sum/ V_{cc}	0	0
② sum/End	0	1
③ carry/ V_{cc}	0	0
④ carry/End	1	1

* إذا بوي أفهم ① ④ 1 1
 * إذا بوي أفهم ② ③ 0 1

A	B
0	1
1	0

2/4 بغطي

A	B
1	1
0	1

4/4 بغطي

لو أخذت

④ Fault modelling

Most common is the single stuck at faults.


- ① Node is short circuited with V_{cc} → stuck at 1 (s-a-1, sa1)
- ② Node is short circuited with ground → stuck at 0 (s-a-0, sa0)

④ path sensitisation Method (2-Value logic)

procedure:

For each node in the circuit:

- ① Backtrace phase: drive the node to non-fault condition.
- ② propagation phase: steer the content of the node at an output where we can observe & compare.



To test node D:

① Assume D is $s_{a\phi}$

① Backtrace \rightarrow put 1 on D
 $\rightarrow \overline{AB} = 11$

② propagation phase $\rightarrow C = 1$

as a vector $\leftarrow \overline{ABC} = 111$ \rightarrow if $E = 0$ faulty
 \rightarrow if $E = 1$ not faulty

② Assume D is s_{a1}

① Backtrace phase $\rightarrow \overline{AB} = 00$ or 01 or 10 ,

② propagation phase $\rightarrow C = 1 \rightarrow \overline{ABC} = 001$ or 011 or 101

if $E = 1$ faulty


if $E = 0$ fault-free

Fault	test vectors ABC	Fault free E	Faulty E
A saL	011*	0	1
B saL	101*	0	1
C saL	110*	0	1
D saL	001, 011*, 101*	0	1
E saL	000, 001, 010, 011*, 110, 101, 110-	0	1
A saφ	111*	1	0
B saφ	111*	1	0
C saφ	111*	1	0
D saφ	111*	1	0
E saφ	111*	1	0

4 test vectors allowed

① if vectors : $\begin{matrix} 000 \\ 010 \\ 001 \\ 100 \end{matrix}$ } 20% fault coverage

② if vectors : $\begin{matrix} 111 \\ 011 \\ 101 \\ 110 \end{matrix}$ } 100% fault coverage



B saL


⊗ back trace put 0 on B $A=1$

⊗ to propagate $z=0$ $y=1$ $BC=11$
to output F $B=1$

contradiction.

⊗ D-Algorithm (5-Value logic)

- ① 1: normal logic 1
- ② 0: normal logic 0
- ③ X: unknown
- ④ D: represents logic 1 under fault-free condition, and 0 under faulty condition.
- ⑤ \bar{D} : 0 under fault-free, 1 under faulty.



test A sa L


→ put 0 on A ($A = \bar{D}$)

A B C
0 1 0

if $f = 0$ no fault

if $f = 1$ fault

Lec 16:



A B C

1 0 1

if $F = 1$ not faulty, if $F = 0$ faulty.

operation on 5-value logic

1 invert "NOT" $Z = \bar{A}$

A	Z
0	1
1	0
X	X
D	\bar{D}
\bar{D}	D

2 AND


$$Z = A \cdot B$$

A \ B	0	1	X	D	\bar{D}
0	0	0	0	0	0
1	0	1	X	D	\bar{D}
X	0	X	X	X	X
D	0	D	X	D	0
\bar{D}	0	\bar{D}	X	0	\bar{D}

3 OR

$$Z = A + B$$

A \ B	0	1	X	D	\bar{D}
0	0	1	X	D	\bar{D}
1	1	1	1	1	1
X	X	1	X	X	X
D	D	1	X	D	1
\bar{D}	\bar{D}	1	X	1	\bar{D}



test B sat:

put 0 on B $\rightarrow B = \bar{D}$

use path BXWF

$\Rightarrow A = 1 \quad x = \bar{D} \Rightarrow w = D$

to propagate from w to f $z = 0 \quad y = 1$

$\bar{B}C = 11$

contradiction on the value of
B \rightarrow path fails

path BYZF will fail "symmetry"

* try path BXWF & BYZF together

put 0 on B $\Rightarrow B = \bar{D}$


$A = 1 \rightarrow x = \bar{D} \rightarrow w = D \Rightarrow F = D$

$C = 1 \rightarrow y = \bar{D} \rightarrow z = D$

test vector

A	B	C	if	f = 1	no fault
1	0	1	f = 0	faulty	

EX:



test B sat

\rightarrow path Bxf and BYZF together

put 1 on D $\rightarrow B = D$

$A = 1 \rightarrow x = D$

$C = 1 \rightarrow y = D \rightarrow z = \bar{D}$

$\Rightarrow F = 1$
fail

2 try path Bxf

put 1 on B $\rightarrow B=D$

$\rightarrow A=1 \quad x=D$

to propagate from node x to output f

$\rightarrow Z=0 \quad y=1 \rightarrow \overline{BC}=11$

contradiction path fails

must be 1

لا يمكن أن يكون 1

ABC

111

if not faulty $B=1$

$x=1$

$y=1 \quad Z=0$

$\Rightarrow F=1$

ABC

if faulty $B=0 \neq$

$x=1$

$y=0 \quad Z=1$

$\Rightarrow F=1$

no difference

3 path BYzf

put 1 on B $\rightarrow B=D$

$\rightarrow C=1 \rightarrow y=D \quad Z=\overline{D}$

to propagate from node z to output F

$x=0 \Rightarrow$

A B

0 0*

0 1

1 0*

$\rightarrow AB=01$

ABC

011

if not faulty

$x=0$

$y=1$

$z=0$

$F=0$

if faulty

$x=0$

$y=0$

$z=1$

$F=1$

all test vectors يمكن أن يكون كل paths أو لا

test vector واحد


كل مسار

* Fault collapsing

2 concepts

① fault equivalence

الـ faults الهم نفس الشيء فيكتور



$$A \text{ sa } \emptyset$$

$$AB$$

$$11$$

$$B \text{ sa } \emptyset$$

$$AB$$

$$11$$

$$C \text{ sa } \emptyset$$

$$A \quad B$$

$$1 \quad 1$$



$$A \text{ sa } \emptyset$$

$$B \text{ sa } \emptyset$$

$$C \text{ sa } 1$$


$$\overline{AB} = 11$$



$$A \text{ sa } 1 \equiv B \text{ sa } 1 \equiv C \text{ sa } 1 \quad AB = 00$$



$$A \text{ sa } 1 \equiv B \text{ sa } 1 \equiv C \text{ sa } \emptyset$$



$$A \text{ sa } \emptyset \equiv B \text{ sa } 1$$

$$A \text{ sa } 1 \equiv B \text{ sa } \emptyset$$

② fault dominance

f1 f2

101 000

111 001

000


001

الـ المسيطر هو الـ f1

f1 is said to dominate f2 if the

test vectors of f_2 are subset of the test vectors of f_1 .

بشطب الكبير لا نو أي واحد من الصغير مع يفهم الكبير.




A	sa 1
B	AB
	0 1

B	sa 1
A	AB
	1 0

C	sa 1
A	B
	0 0
	0 1
	1 0

C sa 1 dominates A sa 1
and dominates B sa 1




A	sa 0
A	B
	1 0

B	sa 0
A	B
	0 1

C	sa 0
A	B
	1 0
	0 1
	1 1

EX:



— equivalence
X dominance

ممكن انما في أكثر من
هيك شطب

- ① exhaustive testing 8 inputs $\rightarrow 2^8 = 256$ vectors
- ② using fault model 15 node $\times 2 = 30$
maximum 30 test vector


exp.

Linear

الضعف ① لدينا 512 input فيق
16 $\times 2 = 32$ input فيق ②

③ fault collapsing \rightarrow max 15 test vectors.

⊗ Boolean Difference Method



$$Z(x) = f(x_1, x_2, x_3, \dots, x_n)$$

$$\frac{dZ}{dx_i} = f(x_i=0) \oplus f(x_i=1)$$

Z is sensitive to x_i when $\frac{dZ}{dx_i} = 1$


to test if x_i is sa 0 1- x_i دے ٿو ٿو

$$x_i \cdot \frac{dZ}{dx_i} = 1$$

to test if x_i is sa 1 or x_i دے ٿو ٿو

$$(x_i)' \cdot \frac{dZ}{dx_i} = 1$$

Ex:



to test node A.

$$E = f(A, B, C) = A \cdot B \cdot C$$

$$\frac{dE}{dA} = f(A=0) \oplus f(A=1)$$

$$= 0 \oplus B \cdot C = B \cdot C$$

Z is sensitive to A when $\frac{dE}{dA} = 1$

$$B \cdot C = 1 \Rightarrow \overline{B \cdot C} = 0$$

$$A \text{ sa } \phi$$

$$A, (B, C) = 1$$

$$\overline{ABC} = 111$$


$$A \text{ sa } 1$$

$$A', (B, C) = 1$$

$$\overline{ABC} = 011$$

Lec 17:


Boolean Difference:



$$\frac{dz}{dx_i} = f(x_i=0) \oplus f(x_i=1)$$

z is sensitive to x_i when $\frac{dz}{dx_i} = 1$

Ex:



$$E = [(A+B) \cdot C]'$$

$$\frac{dE}{dB} = f(B=0) \oplus f(B=1)$$

$$= (A \cdot C)' \oplus C'$$

A	C	$(A \cdot C)'$	C'	$\oplus \leftarrow \frac{dE}{dB}$
0	0	1	1	0
0	1	1	0	1
1	0	1	1	0
1	1	0	0	0

E is sensitive to B when $\frac{dE}{dB} = 1$ $AC = 01$

$$x \oplus y = xy' + x'y$$


$$\begin{aligned} &= (A \cdot c)' \cdot c + (A \cdot c) \cdot c' \\ &= (A' + c') \cdot c \\ &= A'c + c'c \\ &= A'c \stackrel{??}{=} 1 \Rightarrow \overline{AC} = 01 \end{aligned}$$

test B sat $B \cdot \frac{dE}{dB} = 1$
 $B \cdot (A'c) = 1$
 $\overline{ABC} = 011$

test B sat $B' \cdot \frac{dE}{dB} = 1$

$$\begin{aligned} &B' \cdot A'c = 1 \\ &\overline{ABC} = 001 \end{aligned}$$

Ex:



$$F = AB' + BC$$

$$\begin{aligned} \frac{dF}{dB} &= f(B=0) \oplus f(B=1) \\ &= A \oplus C \end{aligned}$$

F is sensitive to B when $\frac{dF}{dB} = 1$
 $A \oplus C = 1$

AC

0 1
1 0

B sa 0

$$B \cdot (A \oplus C) = 1$$

A B C
0 1 1
1 1 0

B sa 1

$$B' \cdot (A \oplus C) = 1$$

A B C
0 0 1
1 0 0

to test node x

$$F = X + BC$$

$$\frac{dF}{dx} = f(x=0) \oplus f(x=1)$$

$$= BC \oplus 1 = (BC)'$$

F is sensitive to x when $(BC)' = 1$

BC

0 0
0 1
1 0

to test X sa 0

$$x \cdot \frac{dF}{dx} = 1$$

$$(AB') \cdot (BC)' = 1$$

A	B	C	(AB')	(BC)'	①.②
0	0	0	0	1	0
0	0	1	0	0	0
0	1	0	1	1	1
0	1	1	1	0	0
1	0	0	0	1	0
1	0	1	0	0	0
1	1	0	0	1	0
1	1	1	0	0	0

$$\overline{ABC} = 100$$

$$101$$

$$(AB') \cdot (BC)' \stackrel{?}{=} 1$$


$$AB' \cdot (B' + C')$$

$$\begin{aligned}
 &= AB' + AB'C' \\
 &= AB'(1 + C') \\
 &= AB' \stackrel{?}{=} 1
 \end{aligned}$$


A	B	C	
1	0	X	$\begin{matrix} \rightarrow 100 \\ \rightarrow 101 \end{matrix}$

⊗ if $\frac{dF}{dx}$ is 0, then the node is untestable

⊗ if $\frac{dF}{dx} = 1$ then F is always sensitive to X.



$$\Rightarrow \frac{dF}{dx} = f(X=0) \oplus f(X=1) = 1 \oplus 0 = 1$$




$$\Rightarrow \frac{dF}{dx} = f(X=0) \oplus f(X=1) = 0 \oplus 0 = 0$$

Untestable Faults

- due to redundant hardware ex②

- ⊗ completely untestable nodes
- ⊗ partially untestable nodes

↳ completely untestable faults



X is completely untestable

X sa 0 untestable


X sa 1 untestable

$$w = X \cdot C \cdot \bar{X}$$

$$\frac{dw}{dx} = 0$$

logic \overline{mn} w

2 partially untestable faults



$$E = AB + B$$

X sa 1

Backtrace

A	B
0	0
0	1
1	0

$$X = \bar{D}$$

propagation

$$B = 0$$

\Rightarrow test vectors

A	B
0	0
1	0

X sa 0

Backtrace

A	B
1	1

$$X = D$$

propagate

$$B = 0$$

← untestable

no test vector, partially untestable, sa 1 w sa 0 x

$$E = AB + B$$

$$E = X + B$$

$$\frac{dE}{dx} = f(X=0) \oplus f(X=1)$$

$$= B \oplus 1 = B'$$

$$x \text{ sa } 0$$

$$x \cdot \frac{dE}{dx} = 1$$

$$(A \cdot B) \cdot B' = 1$$

0 = 1
untestable

$$x \text{ sa } 1$$

$$x' \cdot \frac{dE}{dx} = 1$$

$$(AB)' \cdot B' = 1$$

$$(A' + B') \cdot B' = 1$$


$$A'B' + B' = 1$$

$$(A' + 1)B' = 1$$

$$B' = 1$$


$$B = 0$$

test vector $\begin{matrix} AB \\ x \end{matrix} \begin{matrix} 00 \\ 10 \end{matrix}$




تكرار أو زيادة مقصودة
في القارد ويدر

في بان أسره فحصل hazard عشاه أعله ممكن أخذ كحاه واضمين



* Design for testability (DFT)

التي بوليه أثناء التصنيع عشاه أسهل النسخ.



بزيدي observability

بزيدي controllability

① طريقة

add hock

② في طريقة
structured
DFT

③ built in
self test


Lec 18:

- * Design For testability (DFT)

- ① ad Hoc DFT
- ② Structured DFT
- ③ Built-in self-Test (BIST)


Ad Hoc DFT


- ① partitioning of system into subsystems




f_1 : increase observability of s_1
test-in: increase controllability of s_2

- ② Breaking up long chains of sequential circuit.






16-bit counter 16-bit
 $2^{16} = 65,536 \text{ clock cycles}$



$256 + 256 = 512 \text{ Clock cycle}$


③ Breaking the feedback loop



④ Initializing sequential circuits

لما يزيدوا pins يزيدوا بطريقة معقولة مش عدد كبير كثر


⊗ structured DFT




⊗ Scan path testing

⊗ we need scan register


① normal register



② shift register



20% hardware area overhead



TDI

test mode TDI

← controllability

بغير التثبيت مود عشاه أشوف TDO ← observability

بسيو بها نورمال مود لكلوك وحدة خلالها يعمل رت.

يعمل تست مود للريجستر بمزريق 101 001 6 clock
بوصل بعدين يرجع نورمال مود عشاه أشوف output

Ex: 1
0
0
0

بطرح X بعدين Y بعدين Z



← حسب ترتيب الأسم

⊗ أول شيء بفحص ال flip flops بعدر 0 لازم أشوفهم 0

لذا 1 faulty ولذا 0 faulty بيت مش معروف

وين الغلط بالزبط لا نوصل وحدة ضاربة بمغز بعد هاهنا بواحد

⊛ Built-in Self-Test (BIST)




problems:

1. area overhead.


2. when n bits and n is large, if we want to test 1000,000 we need to convert to counter.

44 bit	20 bit
0000	0000
...	...
0000	1111

لو shift reg بسال كوتير



maximum = 64 test vector



1- ميزته سهل
2- عطاوي

1- 2^n تستي الصغر
عشاء ضايعاتي


يعطي

001
100
010
101
110
111
011
001


linear feed back register

Lec 19:


* Built-In self-Test (BIST)



Test mode:



* Linear Feedback shift register (LFSR) as TPG




A	B	C
0	0	1
1	0	0
0	1	0
1	0	1
1	1	0
1	1	1
0	1	1
0	0	1

$$A = B \oplus C$$

shift {

$$B = A$$

$$C = B$$



1	1	1	1
0	1	1	1
0	0	1	1
0	0	0	1
1	0	0	0
0	1	0	0
0	0	1	0
1	0	0	1
1	1	0	0
0	1	1	0
1	0	1	1
0	1	0	1
1	0	1	0
1	1	0	1
1	1	1	0
1	1	1	1

15 test Vector


$2^4 - 1 = 15$

zeros

⊗ LFSR ⇒

مع طرف التشفير

$x^4 + x^2 + 1$



1	1	1	1
0	1	1	1
0	0	1	1
1	0	0	1
1	1	0	0
1	1	1	0
1	1	1	1

6
من 15

Maximal length LFSR
Tap sequence of LFSR

يعطي أحسن شيء مواقع لل XOR حسب عدد البتات

⊗ مبني على فكرة ال prime polynomial $2^n - 1$

$2^4 - 1$

أي متقسم للبريم يكون برام


$x^3 + x^2 + 1$ برام

$x^3 + x + 1$ برام

$x^3 + x^2 + 1 = x^3 + x + x^2 + 1$

$x^4 + x^3 + 1 \Rightarrow x^4 + x + 1$


المتقسم بطلع نفس العدد لكن بترتيب مختلف



Lec 20:

test mode


3*3
2*2
3*2




LFSR: $2^n - 1$ case, almost randomly
شبه عشوائي مش بالترتيب

Signature Register

① Single Input signature Register (SISR)



Ex: Signature analyzer is initialized to all zero state, this signature register is fed with data stream 1011 (LSB arrive first). Find the good signature.




assume in real test the data stream is 10101

⊗ امثال الغلط يعني


$$\frac{1}{8} = \frac{1}{2^3}$$

عدد الـ register

good signature




② parallel loading of signature register
"multiple input signature register" (MISR)



⊗ امثال الغلط يعني

$$\frac{1}{16} = \frac{1}{2^4}$$


good



- ① Normal mode: normal register
- Test mode:
 - ② LFSR "TPG"
 - ③ signature register
- ④ Scan path register "بذخیره‌ی Shift"


BILBO (Built In logic Block observation)

3-bit BILBO → 3 registers
3 muxes → 4x1



ما بقدر آفهمش تین ورا بعضی لا نو بینم ریجستر مشترک
 بکوه الو mode signature LFSR
 ما بزبطن مع بعضی

EX: BIST Example



$$c_2 = f_1 \oplus c_{2old} \oplus C_{out}$$

$$c_1 = f_2 \oplus c_{1old}$$

$$c_0 = f_3 \oplus c_{0old}$$

⊗ LFSR طابع سر أبلش جيفر

⊗ signature بزيط أعتبرهم صفر بالبرايه

a_1	a_0	b_1	b_0	f_1 $a=b$	f_2 $a>b$	f_3 $a<b$	c_2	c_1	c_0
1	0	0	0	0	1	0	0	1	0
1	1	0	0	0	1	0	0	1	1
1	1	1	0	0	1	0	1	1	1
1	1	1	1	1	0	0	1	1	1
0	1	1	1	0	0	1	0	1	0
1	0	1	1	0	0	1	0	0	0
0	1	0	1	1	0	0	1	0	0
1	0	1	0	1	0	0	0	1	0
1	1	0	1	0	1	0	0	1	1
0	1	1	0	0	0	1	1	0	0
0	0	1	1	0	0	1	1	1	1
1	0	0	1	0	1	0	0	0	1
0	1	0	0	0	1	1	1	1	0
0	0	0	1	0	0	1	1	1	0

$$C_2 = C_{20} \oplus C_{00} \oplus C_{01}$$

$$C_1 = C_{20} \oplus f_2$$

$$C_0 = f_3 \oplus C_{10}$$

cont. example
table

assume $(a=b)$ safe

$a=b$	$a>b$	$a<b$	C_2	C_1	C_0
0	1	0	0	1	0
0	1	0	0	1	1
0	1	0	1	1	1
0	0	0	0	1	1
0	0	1	1	0	0
0	0	1	1	1	1
0	0	0	0	1	1
0	0	0	1	0	1
0	1	0	0	0	0
0	0	1	0	0	1
0	0	1	1	0	1
0	1	0	0	0	0
0	1	0	0	1	0
0	0	1	0	0	0
0	0	1	0	0	1

0 0 1

bad
signature

(faulty CKT)

* كل ما زاد عدد الريجسترس يقل احتمال اُصول للخطأ
faulty CKT

Lec 21:

* Asynchronous sequential Logic

* نفس ال CLK \Leftarrow synchronous


why Asynchronous?

1. Less limitation on speed,

2. power saving: ال CLK بتشغل كل القطع أما لما

asynchronous بتشغل القطعة اللي لازم تشغل بس

* بس بصير بسو شغل زيادة على توجيه ال data صح.




* Circuit is stable when $y_i = Y_i$ for all $i=1,2,\dots$

* Fundamental mode of operation:

Assume one input change at a time and only when the circuit is stable,

Analysis Example:



① feed back
so sequential

② no common clk
so Asynchronous

③ 1 input

④ 2 excitation Y_1, Y_2
2 secondary y_1, y_2

A \Rightarrow get excitation variable as function of inputs and secondary variables "present state"

$$Y_1 = x y_1 + x' y_2$$

$$Y_2 = x y_1' + x' y_2$$

B \Rightarrow Next step is to plot Y_1 and Y_2 as a map.

Y_1

$y_1 y_2$	0	1
00	0	0
01	1	0
11	1	1
10	0	1

بفعل الانبوع عن لا PS

$$Y_1 = x y_1 + x' y_2$$

Y_2

$y_1 y_2$	0	1
00	0	1
01	1	1
11	1	0
10	0	0

$$Y_2 = x y_1' + x' y_2$$

⇒ Next step is to find the transition table and show $Y = Y_1 Y_2$ inside each s

$y_1 y_2$	x	
00	00	01
01	11	01
11	11	10
10	00	10

system is stable $y_1 y_2 = Y_1 Y_2$

⊗ state لا حظياً بعدين بكمال لحد ما يوصل
" بعد ما إذا غيرت الاثبات بتغير ويكمل ...", stable state

⊗ $Y = y$ circuit to represent stable state.

⊗ total state is a combination of internal state and inputs

The previous circuit has 4 stable total states:
 $y_1 y_2 x = 000, 011, 110, 101$

⊗ Analysis with flow table

Ex:

	x_1	x_2
a	a	b
b	c	b
c	c	d
d	a	d

Ex:

	$x_1 x_2$	00	01	11	10
a		a, 0	a, 0	a, 0	b, 0
b		a, 0	a, 0	b, 1	b, 0

ENTS-HUB.com

2 inputs

2 states ⇒ 1 state

1 output

to change this to transition table

⇒ state assignment

assign $a=0$, $b=1$

— find the equations for next state & output.


		$x_1 x_2$			
		00	01	11	10
y	0	0	0	0	1
	1	0	0	1	1

		$x_1 x_2$			
		00	01	11	10
y	0	0	0	0	0
	1	0	0	1	0

← output

$$Y = x_1 y + x_1 x_2'$$

$$Z = x_1 x_2 y$$



لو اکثر من state variable لازم ادمج قبل، عشاه أعرف ال stable state

* Race condition:

إذاعتني أكثر من state و بدهن يتغير مع بعض.

Ex:

x	0	1
$y_1 y_2$	00	01

when we change x from 0 to 1 while we are in total state $y_1 y_2$ 00 ⇒ no race

Ex:

	x	
y ₁ y ₂	0	1
00	00 → 11	11
01		11
11		11
10		11

x
0 → 1

Race? → Yes

① 00 → 11

total stable state $y_1 y_2 x = 111$

② 00 → 01 → 11

total stable state $y_1 y_2 x = 111$

③ 00 → 10 → 11

total stable state = 111

there is a race, but noncritical race.

Ex:

	x	
y ₁ y ₂	0	1
00	00	11
01		01
11		11
10		11

① 00 → 11

total stable state = 111

② 00 → 01

total stable state = 011

③ 00 → 10 → 11


total stable state = 111

critical race 10 برضو critical

⇒ critical Race.

Lec 22:

Ex: unstable circuit:




$$Y = (X_1 Y)^1 \cdot X_2$$

	$x_1 x_2$	00	01	11	10
y	0	0	1	1	0
1	0	1	0	0	0


if input = 11
state changes from 0 to 1
and from 1 to 0
infinitely.

Circuits with Latches:

⊛ SR Latch



S	R	Q	Q̄
1	0	1	0
0	0	1	0
0	1	0	1
0	0	0	1
1	1	0	0 = undefined



		SR			
		00	01	11	10
y	0	0	0	0	1
1	1	1	0	0	1

$$\begin{aligned}
 Y &= (Y + S)^1 + R^1 \\
 &\equiv (Y + S) R^1 \\
 &= SR^1 + R^1 Y
 \end{aligned}$$


usually S and R should not be 1 on

$$\begin{aligned}
 Y &= SR' + R'y + 0 \\
 &= SR' + \overline{SR} + R'y \\
 &= S(R' + R) + R'y \\
 &= S + R'y
 \end{aligned}$$

two cases $SR=0$ and $SR=1$
 في الحالة الاولى $SR=0$
 في الحالة الثانية $SR=1$

Excitation function of SR (nor gate)

Ex:



$$S = X_1 \cdot X_2'$$


$$R = X_1 \cdot X_2$$

$$SR = (X_1 \cdot X_2') \cdot (X_1 \cdot X_2)$$

$$= 0$$

$$Y = S + R'y = (X_1 \cdot X_2') + (X_1 \cdot X_2)' y$$

SR using 2 NAND gates:



S	R	Q	Q̄
0	1	1	0
1	1	1	0
1	0	0	1
1	1	0	1
0	0	1	1

→ undefined

$$Y = (y \cdot R)' \cdot S'$$

$$= yR + S'$$

⊗ Latch Excitation Table

nor:

y	Y	S	R	S R
0	0	0	X	0 0
0	1	1	0	0 1
1	0	0	1	1 0
1	1	X	0	1 1

⊗ عرف y و Y بي (حرف R و S اللي بصقن هاي الحالة بي عرف البيزايين).

⊗ Implementation Example

flow table


	$x_1 x_2$ 00	01	11	10
a	a	a	a	b
b	a	a	b	b

assign $a=0$ $b=1$

	$x_1 x_2$ 00	01	11	10
y	0	0	0	1
1	0	0	1	1

$$Y = x_1 x_2' + x_1 y$$

CKT ①



to use SR latch

S

	x_1, x_2		
	00	01	11
y			
0	0	0	0
1	0	0	X

R


	x_1, x_2		
	00	01	11
y			
0	X	X	X
1	1	1	0

② منطقى ثابت و گزيرى feed back عربي

→ $S = x_1 x_2'$

$R = x_1'$


CKT ②



CKT ① = CKT ②

but using SR latch

Lec 23:



S	R	y	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	0	1
1	1	0	x
1	1	1	x

SR latch
9-3

undefined
unwanted

(SR=0)

$$Y = S + R'Y$$


Excitation table of SR latch

y	Y	S	R
0	0	0	x
0	1	1	0
1	0	0	1
1	1	x	0

no change of reset

no change of set

في السلايان معطوية بالعلل



$$Y = S' + Ry$$

$$Y_{\text{nor}} = S + R' y \quad \Rightarrow \quad S_{\text{nand}} = S'_{\text{nor}} \\ Y_{\text{nand}} = S' + R y \quad \Rightarrow \quad R_{\text{nand}} = R'_{\text{nor}}$$

Analysis example:

$$S_1 = x_1 y_2 \quad R_1 = x_1' x_2' \Rightarrow S_1 R_1 = 0 \quad \checkmark$$

$$Y_1 = S_1 + R_1' y_1 \quad \text{بقر استضم}$$

$$= x_1 y_2 + (x_1' x_2')' y_1$$

$$S_2 = x_1 x_2 \quad R_2 = y_1 x_2' \Rightarrow S_2 R_2 = 0 \quad \checkmark$$

$$Y_2 = S_2 + R_2' y_2 \quad \text{بقر استضم}$$

$$= x_1 x_2 + (y_1 x_2')' y_2$$

	$x_1 x_2$			
	00	01	11	10
$y_1 y_2$				
00	00	00	01	00
01	01	00	11	11
11	00	11	11	10
10	00	10	11	10

التعويض

transition table

لو حارص x_1 واحد لما اتبع السير كده بروج على 01
بعضين

Race: y_1 & y_2 changes together

$$11 \rightarrow 00$$

$$11 \rightarrow 10$$

$$11 \rightarrow 01$$

$$\begin{matrix} y_1 y_2 & x_1 x_2 \\ (00 & 00) \end{matrix}$$

$$\begin{matrix} y_1 y_2 & x_1 x_2 \\ (00 & 00) \end{matrix}$$


$$\begin{matrix} y_1 y_2 & x_1 x_2 \\ (0 & 0) \end{matrix}$$

critical race

⇒ last ex on Lec 22:
using nand

$$S_{nand} = S'_{nor} = (X_1 X_2')$$

$$R_{nand} = R'_{nor} = X_1$$



Design example:

if $G=1 \Rightarrow Q=D$

if $G=0 \Rightarrow Q$ no change ← sequential memory element

Design procedure:

1 Get primitive flow table.

↳ only one stable state per line
"one & only one"

D	G	Q	stable ??	عدد الأسطر stable states 2 inputs	عدد الأسطر عدد الأعداد
0	0	0	stable		
0	0	1	stable		
0	1	0	stable		
0	1	1	no		
1	0	0	stable		
1	0	1	stable		
1	1	0	no		
1	1	1	stable		

state	inputs	output	comments
a	0 1	0	after b, c, f
b	1 1	1	after d, e, a
c	0 0	0	after a, d
d	1 0	0	after c
e	1 0	1	after b, f
f	0 0	1	after e

primitive flow table

	00	01	11	10
a	c, -	a, 0	b, -	-, -
b	-, -	a, -	b, 1	e, -
c	a, 0	a, -	-, -	d, -
d	c, -	-, -	b, -	d, 0
e	f, -	-, -	b, -	e, 1
f	f, 1	a, -	-, -	e, -

stable
Comments
في المرحلة الأولى
ما يعني -

Lec 24:

compatible states: متوافقة

لما الأوتوبوم مصدر لازم يكون متساوي لما مش مصدر
يشوف ال state.

equi. (a, b) (a, c) \Rightarrow (a, b) equiv

comp. (a, c) (b, c) \nRightarrow (a, b)

comp. a, b يكونوا

بوضوح وحدة a


implication chart

b	✓				
c	✓	d, e X			
d	✓	d, e X	✓		
e	c, f X	✓	c, f X, d, e	c, f X	
f	c, f X	✓	X	c, f X	✓
	a	b	c	d	e

Compatible pairs :

$(a, b), (a, c), (a, d), (b, e), (b, f), (c, d), (e, f)$

Maximal compatibles (merger diagram)



(a, c, d)
 (b, e, f)
 (a, b)

minimum set of maximal compatibles that covers all states and closed.

لما كل ال ✓ ما في معهم شروط بطلع closed بدو
 ما آفدها.

$(a, c, d) \Rightarrow$ covers all states & closed
 (b, e, f)

DG

	00	01	11	10
a, c, d	0, 0	0, 0	b, -	0, 0
b, e, f	0, 1	a, -	0, 1	0, 1

أقوى القيمة

DG

	00	01	11	10
A	A, 0	A, 0	B, -	A, 0
B	B, 1	A, -	B, 1	B, 1

state assignment $A=0 \quad B=1$

DG

y	00	01	11	10
0	0	0	1	0
1	1	0	1	1


DG

y	00	01	11	10
0	0	0	X	0
1	1	X	1	1

$$Q=y$$

$$Y = DG + G'y$$

0 دائما
1 أو
X أو



(*) يعني أن نقل بكل الحالات مع
 صفر لصفر 0
 مع واحد لواحد 1
 مع صفر لواحد أو واحد لصفر X

لشوف
 كل القيم
 ال 1 والصفر
 أقوى مع X

Implementation using SR latches

Excitation table of SR


y	Y	SR
0	0	0 X
0	1	1 0
1	0	0 1
1	1	X 0

Y DG		DG	
y	00 01 11 10	y	00 01 11 10
0	0 0 1 0	0	0 0 1 0
1	1 0 1 1	1	X 0 X X

$S = DG$

GG		$R = \bar{D}G$	
y	00 01 11 10	y	00 01 11 10
0	X X 0 X	0	0 0 1 0
1	0 1 0 0	1	X 0 X X

لما اطلع SR بجد على التحويل مش عالعادة لانو ممكن يطلع غير



excitation

$$S = DG$$

$$R = G$$


$$Y = S + R'Y$$

$$SR \neq 0$$

using nand gates only

$$S_{nand} = (S_{nor})' = (DG)'$$

$$R_{nand} = R'_{nor} = (D'G)'$$



Ex: Assigning output to unstable states,

	0	1
a	a, 0	b, 0
b	c, 1	b, 0
c	a, 0	d, 1
d	a, 1	d, 1

\Rightarrow

0	0
X	0
1	1
X	1

Upload

* Closed covering condition

Example with implied states

b	b, c			
c	x	d, e		
d	b, c	x	a, d	
e	x	x	✓	b, c
	a	b	c	d


(b, c) implies (d, e)

(d, e) implies (b, c)

compatible pairs

$(a, b), (a, d), (b, c), (c, d), (c, e), (d, e)$

maximal comp (merger diagram)



لو بي افوض لـ a, b, c, d لازم
 a مع c في خط و b مع d

(c, d, e)

(a, b)

(a, d)

(b, c)

closure table

Compatible	a, b	a, d	b, c	c, d, e
شرطه implication	b, c	b, c	d, e	a, d b, c

Minimum set covers all states & closed

(c, d, e), (a, d), (b, c)

حل ثاني (a, b), (b, c), (d, e)

(a, d), (b, c), (d, e)

اللي بوحدها
بحقق شرطها
مش شرط تحقق
شروط الحدود
كلو

Lec 25 :

Race free state assignment,

Ex:

	0	1
a	(a)	d
b	c	(b)
c	(c)	b
d	(d)	a

a 00

b 01

c 10

d 11

a 00


b 01

c 11

d 10

	0	1
00	(00)	10
11	01	(01)

transition diagram?



Ex: $x_1 x_2$

	00	01	11	10
a	a	b	c	a
b	a	b	b	c
c	a	c	c	c


state assignment

$a = 00$


$b = 01$ ← face

$c = 10$

transition diagram



بعض حالات ممكنة
 transition state
 بعض حالات ممكنة




$x_1 x_2$

	00	01	11	10
a	a	b	d	a
b	a	b	b	c
c	d	c	c	c
d	a	—	c	—

don't care but not d

⊛ Hazards

↗ sequential CKT
 ↘ Combinational CKT



1 $a = c = b = 1$ static output $y = 1$

2 $1 \ 0 \ 1$ static output 1

if gates have a delay $\Rightarrow 10 \text{ ns}$

between 1 & 2 0 appeared.


possible solutions; or with 20 ns delay

or add flip-flop after y

$$Y = ab + b'c$$

a \ bc	00	01	11	10
0		1		
1		1	1	1


$$Y = ab + b'c + ac$$




a bc
1 1 1

$\Rightarrow Y = 1$

$Y = 1$



Sequential CKT:



بفضل ثابت على صفر


$$Y = X_1 X_2 + X_2' Y$$

$X_1 X_2$	00	01	11	10
0	0	0	1	0
1	1	0	1	1

غير متطابق مع X_2 الصفر
تتطابق على 1


0 لبث stable
1 transition

$$Y = X_1 X_2 + X_2' Y + X_1 Y$$



SR latch: this hazard is avoidable,


Hazard types:



① static - 1 - hazard
and - or



② static - 0 - hazard
or - and implementation



③ dynamic hazard


2 و 3

Ex:

	x_1, x_2			
	00	01	11	10
a	0	b, -	-	d, -
b	a, -	b, 1	b, 1	c, -
c	b, -	-	b, -	c, 0
d	c, -	d, 1	c, -	d, 1

0	x	x	x
0	1	1	x
0	x	1	0
x	1	1	1

Lec 26:



on negative edge

all states are stable.

q-8 Design Example

	T	C	Q	comments
a	1	1	0	after d, f
b	1	0	1	a, g
c	1	1	1	b, h
d	1	0	0	c, e
e	0	0	0	d, f
f	0	1	0	e, a
g	0	0	1	b, h
h	0	1	1	g, c


	00	01	11	10
a	-,-	f,-	a,0	b,-
b	g,-	-,-	c,-	b,1
c	-,-	h,-	c,1	d,-
d	e,-	-,-	a,-	a,0
e	a,0	f,-	-,-	d,-
f	e,-	f,0	a,-	-,-
g	a,1	h,-	-,-	b,-
h	g,-	b,1	c,-	-,-

C_h $\begin{matrix} \infty \\ g_r - \\ g_r \end{matrix}$ $\frac{1}{s}$

في السلايدات

Lec 27:


Debounce circuit:



كل مرة ما يضغط
بتردد ينهم بسرعة
عن فنجله بغير R

S	R	Q
0	1	1
1	0	0
1	1	0
1	0	0
1	1	0
1	0	0

الجواب مع
الأنوبجلال
bouncing



VHDL: coding \Rightarrow only state diagram
 لكنهم فهم كل شيء والفروق بين الأنواع في الـ RTL
 و Variable و signal.