





Lec 1:) Review EXI! Design 4-bit comparator using the following 2-bit comparator. A>=B A<=B X= X3 X, X, X0, Y= 4 4 4 9 16 $F_1(x>y)$ $F_2(x<y)$ $F_3(x=y)$ a7=b 92 acsb bi NORST WETTOF F, a>=b 93 1 PI acsb STUDENTS-HUB.com Uploaded By: Ahmad K Hamdan










Busses!	•
1) Std - Logic - Vector	6
an mhel	
declared as input std-Logic-vector,	6
declared as input std-Logic-vector count <= count + 1; 111 = unsigned package	6
	-
default value = U Joseph Count	
declared as mout integel rang o to 7	
	•
need to check when count = = if yes count = 6	3
need to check when	3
else add one	_
الريدج	•
défault value = 0	
of a contract of the subject of lastle	
on haldware: default value is a landom number in both	
coses,	
Open ports:	
الله في أوتبوتس ما بدي أسلبكم وبدي أخذ الباجي. العام المعامل	
default value autes 12 61 open 45 jis siene or guill (x)	
open das le	
Val.	
Do X	
2 D2 decoder 5 20.03 1 25.1.	
\ 3 \ D_3 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
DS 10 Pen	
CATURENTS HUR com	0.5
STUDENTS-HUB.com Uploaded By: Ahmad K Hamda	a()

bit -default value is o. universal po con vie come of an ise & -3 universal post map (a, b, open, c, open), 7 7 بعطي ايرور لمذا سافي المسماعل 3 Genefic: delay: delay-length entity and 2 genetic map (35 ns) port map(a,b,c) ل صرای مای دو بوطر ال المعامل Asselt and report statement: 2¹⁶ case test-bench is not useful process 100P x 0 -> 256 loop y wait until rising-edge (clk) sr-flip flop 5=1 [=1 assert (not (s=1' and (='1')) TUDENTS-HUBGOM 4 set and reset in the same time Uploaded By: Ahmad K Hamdan and - severity note; كافل وعد∂

sevelity : 1. note 2. walning | July 3, estal 4 failule - simulation l'ége asselt (mylesult = actual-legult) report & unexpected result" severity error; istrouble entity) & Lake of ries Lettre entity I Eleo a atch Us Generic: odder sum = x+4 ; generic [x n bit, y n bit, sum not bit $= 2^{\mathsf{n}}$ 24×1 decoder NX2" d (con-integer(a)) = 1; 0-1 constant d-cons; std-logic-vector (2**n-1 down to) 1 = (0=) 11, others =) 0) 0000 000) a so d = 0000 000) d = shl (d-constant, a); a=5 d=0010 0000 a=7 d= 1000 0000 STUDENTS-HUB.com Uploaded By: Ahmad K Hamdan



Lec 13:) CONV_STD_LOGIC_VECTOR (i, 4), Expected & con-stal-logic -vecto ((i+j ,5); هُ النادع عنسه بعد لما أبعع ١ doletiq edl adderli eme eletil @ process) sei o les woit bor institute of la se. Digital Integrated circuits: Implementation of algorithi I General purpose HW "micro processor" -simplementation by Sw adv flexible 2 specific circuit Hw "purpose" ASIC Applicatio specific adv speed integrated circuits disadv. flexible parallel processing sub en Engl plice Quantity EX: item 91 Q 2 item 2


cost-PixQi+PxQz+P3 xQ3


Q3

STUDENTS-HUB.com


item 3


Uploaded By: Ahmad K Hamdan






FI = A'B + ABC + B'C F1 = 2 F2 = AB + B'C aprogrammable Logic Array 7 7 7 7 7 ABC 5 2 levels are programmable s fis A'B+B'C+ABC f2 = B'C'+A'B FPGAs (Field programmable Gate Array) - FPGAs are usually based on book-up-table 7 LUT apploach. Ex: 2 input LUT will look like this mux 124 X1 tocations SRAM UXLS bit F=A and B 16 0 ino STUDENTS-HUB. Com Uploaded By Ahmad K Hamdan







- apply test inputs to the inputs of the circuit,

- obselve the outputs and compale them with expected values, colly AB sum cally Ex: Half added A B Assume that sum is short-circuited 0 1 with Vcc. ا ا . الله المجزب كلهم لهما إذا حدولي المجادة المام ا @ لمنا بعي أشوف كل الاحتمالات @ Sumble ?? @ sum/and 0 1 * إذا بعر أفدي ١١٥ ١١ 3 codiy Nec : * إذا بدي أفعور ١٤٤ ١٥ 11 cally 16nd 11 لو أحدت @ Fault modelling Most common is the single stuck at faults. 1) Node is short circuited with vcc - stuck at 1 (5-a-1) sa @ Node is short circuited with glound-stuck ato (sa-0, sa @ path sensitisation Method C2-Value logic) olocedule: Uploaded By: Ahmad K Hamdan **≥**STUDENTS-HUB.com

P 3

7

3

9

For each node in the circuit: 1) Backtrace phase : drive the node to non-fault condition. 1 propagation phase: steel the content of the node at an output where we can observe & compare. To test node D: @ Assume Dis sap 1) Back Hace - put 1 on D -> AB = 11 2 propagation phase -> C=1 as a vector e ABC = 111 Tis E=0 faulty

as a vector of ABC = 111 Tis E=1 not faulty


(B) Assume D is Sal


(D) Backtface phase -> AB = 00 of ol of 10.

(2) propagation phase -> Csl -> ABC = ool or oll or 10!


if E=1 faulty

if E=0 fault-free






STUDENTS-HUB.com on 5-Value uplogica By: Ahmad K Hamdan




test B sal: put o on B -> B=D use path BXWF => A=1 X=D => W=D to propagate from w to f Z=0 ys1 BC=11 contradiction on the value of B -spath fails path ByZF will fail "symmetry" * try path BXW F & BYZF together put o on B => B = D Asl -> X SD -> W SD -> F.D CSI -> YSD -> ZSD test vector ABC iffsI no fault 101 for faulty XX test B sap L path Bxf and BYZf together put 1 on D -> B=D A=1 - X=D C=1 - y=D -> Z=D



& Fault collepsing	
2 concepts	
D fault equivalance	-
ال faults العم نفس النست في كتور.	
ر الله على الله على ويكنو (
$\frac{\lambda}{0}$	
A C. A D c.d	
A Sa B B Sa C Sa B A B	(II)
AB AB AB	(a))
	-
A D	
A sa & B sa & C sal	
AB = 11	
$A_{\beta} = \sum_{i=1}^{n}$	
Asal = Bsal = Csal AB=00	
JULI SAPE C SAP ABSOU	
A To	
BZ	
A sal = B sal = c sag	
A B	
- B sal	
$A Sa\phi = B SaL$ $A SaL = B Sa\phi$	
A Say = B Say	
CC 11 de la constante de la co	
2) fault dominance	
f1 f2 fled so phend	
111 001	
000	
001	
fi is said to dominate fz if the	
STUDENTS-HUB.com Uploaded By: Ahma	nd K Hamdan

test vectors of f2 are subset of the test vectors of fl. سطب الكبير لا نو أي واحد من الهفير رع يفوم الكبرمه. A sal B sal AB AB C sal dominates A sal and dominates B so 1 A sad B sad C sa \$ AB AB 0 1 / equivelance soo so sol × dominance 500 30 500 501 1 exhaustive testing 8 inputs = 2 = 256 vectors 1) using fault model 15 node * 2 = 30 maximum 30 test vector sail exp. coupl 29=512 inputation lit 1) while Lineal 16+2=32 input ciep 1's) @ 1) fault collapsing max 15 test vectors.

@ Boolean Difference method



Z(x)=f(x,/x2,X2---Xn)


$$\frac{dZ}{dx} = f(x_i=0) \oplus f(x_i=1)$$

Z is sensitive to Xi when dz = 1

to test if is is sa & I- Kinds able ous

 $X_i \cdot \frac{dZ}{dX_i} = 0$

to test if Xi is sal or Xidealoos (Xi), dZ =



to test node A.


E = f (A, B, c) = A.B.C

 $\frac{dE}{dA} = f(A=0) \oplus f(A=1)$


Z is sensitive to A when dE = 1 B.C=1=> BC=11

A say ABC = 111 A (B, C) = 1 ABC = 011 A', (B,C)=1 Lec 17:) Boolean Difference! $\frac{dz}{dx_i} = f(x_i = 0) \oplus f(x_i = 1)$ Z is sensitive to Xi when dZ=1 Do E to test node B. E = [(A+B). c] $\frac{dE}{dB} = f(B=0) \oplus f(B=1)$ $= (A.C) \oplus C$ $A C (A.C) C \oplus A$ 0 0 1 1 0 0 1 0 1JDENTS-HUB.com Uploaded By: Ahmad K Hamdan


E is sensitive to B when
$$dE = 1$$
 or $AC = 1$ or AC





X is completely untestable x sao untestable W= X.C.X x sal untestable 7 7 logic mi 7 2 partially untestable faults => test vectors X sa o Backtrace AB X=D propagate B=0 emtestable sal un testable, sal un no test vector, partially untestable, sal un E = AB + B E = X + B dE = f(x = 0) @ f(x=1) = B @ 1 = B' STUDENTS-HUB Eomis sensitive 10 Uploaded By: Ahmad K Flamban




Lec 18:)
Design For testability (DFT)
Oad HOC DFT
2) Structured DFT
(3) Built-in self-Test (BIST)
& Ad HOC DFT
@ paltitioning of system into subsystems
S S S S S S S S S S S S S S S S S S S
751 752.
,f+
51 mux 52
31 1 32
and the second s
testa in
ft increase observability of SI
test_inchease antrolability of 52
(2) Breaking up long chains of sequential circuit
A2 A°
STUDENTS-HUB.com
عه إذا بدي أفعه tid في كاونتر إذا رقمها م لازم كل











Lec19: & Built

@ Built_In self_Test (BIST)




Test mode:



Test pattern Generator

signetule l'egistel Result Analyzel


De Linear Feedback shift register (LFSR) as TPG





A B ⊕ C 001 100 shift[B=A 010


110


001















C2=C20(1)(00(+)) C1 = C2080 f2 c assume (a=b) sa ϕ contiexample l a < b.C2 C1 Co a = ba>b 0 0 0 0 0 0 0 0 0 signature 0 0 (faulty € كل ما زاد عدد الريمسترز بقل اعتمال أو مهل للهدي من faulty CKT


Synchronous sequential Logic synchronous & clk I come & why Asynchronous? I, Less Limitation on speed, 2. power saving: Lad Logic get about the desire clk II Lad Desire possession of the same of a peration: Assume one input change at a time and only when the circuit is stable.	Lec 21:	A Maria Maria	proper L
why Asynchronous? 1. Less limitation on speed. 2. power saving: Led Led Edical de de asynchronous 2. power saving: Led Led Edical de de asynchronous 2. power saving: Led Led Edical	The state of the s	sequential Logic	
why Asynchronous? 1. Less limitation on speed. 2. power saving: Lad Lad Edition asynchronous 2. power saving: Lad Lad Edition 3. power saving: Lad Lad Edition 4. power saving: Lad Lad Edition 3. power saving: Lad Lad Edition 4. power saving: Lad Lad Edition 5. power saving: Lad Lad Edition 6. power saving: Lad Lad Edition 7. po	sync	chronous & clk Il mai	%
Assume one input change at a time and only when the circuit is stable.	why Asynchronous 1, Less limitation 2, power saving: 1	؟	CIKJI
input X2 input variables Next state When y:= Y: for all i=1,2, E fundamental mode of operation: Assume one input change at a time and only when the circuit is stable,	20 dato) and its	بشعل القطعة اللي لازم تشتع يسي رجس سه شعل زيادة	asynchlonous ®
Fundamental mode of operation: Assume one input change at a time and only when the circuit is stable.	input x2 comb. Valiables x y Logic yk	Z m over the series of the ser	K excitedion
Fundamental mode of operation: Assume one input change at a time and only when the circuit is stable.		1510	
and only when the circuit is stable,	CIRCUIT IS Stabl	le when yi= Yi fo	f all $i = 1, 2,$
and only when the circuit is stable,	Fun damental	monle of action	
and only when the circuit is stable,	Assume one in	Dist Change at a him	
	and only when	the circuit is estable	
	The second secon		
























Lec 23: y = S+R'y Excitation table of SR latch R O X no change of leset 10 X 0 no change of set في الملايدان معطوله 1 بالعلط y = 5' + Ry Uploaded By: Ahmad K Hamdan








implication chart Compatible pairs: (a,b), (a,c), (a,d), (b,e), (b,f), (c,d), (e,f) maximal compatibles (merger diagram) (a, c,d) (b,e,f)(a,b) minimum set of maximal compatibles that covers all states and closed. لما كل ال ما في معهم نقر وكم بطع الع دوه (a, c, d) => covers all states & closed Uploaded By: Ahmad K Hamdan








@ closed covering condition Example with implied states bic de (b,c) implies (d,e) (die) implies (b,c) compatible pairs (a,b),(a,d),(b,c),(c,d),(c,e),(d,e) maximal comp (merger diagram) لو بدی أو من له م لازم له سع م في فط و .. له ع ط (c,d,e) (a,b) (a,d) (b,c) Uploaded By: Ahmad K Hamdan


ENTS-HUB.com

closure table
compatible a, b and bic codie
compatible a, b a, d b, c c, die implication b, c b, c d, e a, d b, c
Minimum set covers all states & closed
(c,d,e), (a,d), (b,c)
ع الي يومنها (d, e), (d, e) ولاي
د مقق شرطها
(a,d), (b,c), (d,e) de
(Lec 25:)
@ Pace Con the accionment
Race free state assignment,
Ext a a d
8 C B
c C b
dala
b 0 1 h a 1
C10 C11
STUDENTS-HUB.com d 10 Uploaded By: Ahmad K Hamdan
is lace is T
loce is to









(Lec 26:) on regative edge 9-8 Design Example all states are stable. 9 comments 0 after d, f a,9 0 c,e 0 d, f 0 O 0 9,0 01 11 10 0,0 O,1 d, e,a), o @o f,di-ーノー e,- (D,0 a,h, -Uploaded By: Ahmad K Hamdan

