

# ENCS 2340

## Summary

### Chapter 5

By : Malak Obaid





Sequential circuits :- previous output output

## Sequential circuit

متزامن  
Synchronous sequential  
Circuit

غير متزامن  
Asynchronous  
Sequential circuit



Time here on seconds = clock cycle

$$\text{Frequency} = \frac{1}{\text{Time}} = \frac{1}{s} = \text{Hz}$$

كل Flip Flop يتخزن 1 bit وهي عبارة عن memory

عند تغير مستوى الإشارة عند كل حافة  
edge

EX Given the clock cycle =  $0.5 \text{ ns} = 0.5 \times 10^{-9} \text{ sec}$

Find the clock frequency =  $\frac{1}{0.5 \times 10^{-9}} = 2 \times 10^9 \text{ Hz} = 2 \text{ GHz}$



$$1 \text{ ms} = 10^{-3} \text{ sec}$$

$$1 \mu\text{s} = 10^{-6} \text{ sec}$$

$$1 \text{ ns} = 10^{-9} \text{ sec}$$

$$1 \text{ ps} = 10^{-12} \text{ sec}$$



$$1 \text{ Hz} = 1 \frac{\text{cycle}}{\text{sec}}$$

$$1 \text{ kHz} = 10^3 \text{ Hz}$$

$$1 \text{ MHz} = 10^6 \text{ Hz}$$

$$1 \text{ GHz} = 10^9 \text{ Hz}$$

1 - cycle - 1 negative level

$$\text{Frequency} = \frac{1}{\text{Time}} = \frac{1}{2} = 1 \text{ Hz}$$

Time here on seconds = clock cycle


Ex: Given the clock cycle =  $0.5 \times 10^{-9} \text{ sec}$

Find the clock frequency =  $\frac{1}{0.5 \times 10^{-9}} = 2 \times 10^9 \text{ Hz} = 2 \text{ GHz}$



# Asynchronous Sequential circuit

1 latch = 1 bit



ال latch يستعمل على ال level في ال clock على ال  
Synchronous التي فيها ال Flip Flop يكون حساسة على ال edge  
لان ال latch فقط كبير

Flip  
Flop

⇒ 2 bits

Flip  
~~Flop~~  
Flop

لوا الالة Note

انقل من واحد

لغيره

bubble ال

جنب ال Flip Flop


والا ~~تغير~~ ليس تغير

STUDENTSUB.com

ويغيره

\* اذا كانو مستويين

خرج تغير قيمه ووا يتغير ال وقت  
ما الالة تنقل من غير واحد



بعض التين زير 0,0 او 1,0 او 1,1  
(مستوى وحدة فقط تغير)





Flip Flop = 1 bit  
(synchronous)

latch = 1 bit  
(asynchronous)

بقيـر الـبيـت عند الـedge

بقيـر الـبيـت عند الـlevel




البيـت يـبقـى فـي حـالـة جـوـد الـبيـت  
عند الـcycle + edge  
(الـبيـت يـبقـى فـي حـالـة جـوـد الـبيـت  
عند الـcycle - edge)

## \* Storage element (latch)

① SR Latch with nor gate = 1 bit  
active (high)




- block diagram -





# NOR

A	B	F
0	0	1
0	1	0
1	0	0
1	1	0



ما دام منا 1 في

ال NOR الحوات  
ر 2 يكون مفر


S	R	Q	$\bar{Q}$
1	0	1	0
0	0	1	0
0	1	0	1
0	0	0	1

memory = 0

no change

invalid operation ← 1 1 0 0 forbidden

Function table ال latch ال



حالة ما دام  
في NOR gate عنا انيوت = 1 اذا الجوان مفر

① في اول حالة حب اكيول حوة R=0 S=1

رج ينحط ال اونيوت وفضل المرحلة التي بعد (التم في كلمة الى بعد

R=0 / S=0 هنا لا عكسا الحكم لمند ما فام

من ال اونيوت = 0 فال اونيوت الثاني رج يكونه اونيوت العملية التي



input  $S=0$   $R=0$   $\rightarrow$  لا يتغير الحالة (no change)  $\rightarrow$  (memory)

أي أن الـ 0 يتغير إلى 1 فقط

الحكم يبدأ أول حالة بأن  $S=0$ ,  $R=0$  لأنه في NOR gate

لا يمكننا الحكم من الصفر عند الـ 0 ويجب أن يكون لدينا

منه معرفة مسبقاً  $\rightarrow$  (Unknown State)

## Characteristic Equation of the SR Latch


$Q(t)$	$S$	$R$	$Q(t+1)$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	Indeterminate (dont cares)
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	Indeterminate (dont cares)

$Q$	$S'$	$S$
$Q'$	X	1
$Q$	X	1
$R'$	$R$	$R'$

$$Q(t+1) = S + RQ$$




# Gated SR Latch with Clock Enable



C	S	R	Next state of Q
0	X	X	No Change
1	0	0	No Change
1	0	1	Q=0 Reset State
1	1	0	Q=1 Set State
1	1	1	Undefined




## $\overline{S}\overline{R}$ Latch with NAND gates, (active low)



S	R	Q	$\overline{Q}$	
0	1	1	0	Set State
1	1	1	0	
1	0	0	1	Reset State
1	1	0	1	
0	0	1	1	Undefined


## Gated SR Latch with clock Enable



C	S	R	Next state of Q
0	X	X	No change
1	0	0	No change
1	0	1	$Q = 0$ Reset
1	1	0	$Q = 1$ Set
1	1	1	Undefined




# D-Latch with Clock Enable (1 لول في $\bar{S}$ , $\bar{R}$ في $\bar{C}$ )



C	D	Next State of Q
0	X	No change
1	0	$Q = 0$ Reset
1	1	$Q = 1$ Set State

نفس الركة



$Q(t)$	D	$Q(t+1)$
0	0	0
0	1	1
1	0	0
1	1	1



$\Rightarrow$

$Q$	$D$	$Q'$
0	0	0
0	1	1
1	0	0
1	1	1

$$Q(t+1) = D$$



# Graphic Symbols for latches



\* A bubble appears at the complemented output

$\bar{Q}$  Indicates that  $\bar{Q}$  is the complement of Q

\* A bubble also appears at the inputs of an

$\bar{S} \bar{R}$  Latch Indicates that logic-0 is used (not 1)


to set or Reset the latch (in the NAND latch Implementation)



## Problem with latches

- A latch is level sensitive (sensitive to the level of the clock)
- As long as the clock signal is high, Any change in the value of ~~output~~ input D appears in the output Q
- Output Q keeps Changing its value during a clock cycle
- Final value of output Q is uncertain

due to this uncertainty, latches are Not used as memory elements in synchronous circuits



high clock signal

$$\begin{aligned} D &= Q \oplus 1 \\ &= \bar{Q} \end{aligned}$$



**Flip-Flops** is a better memory element for synchronous circuits


- Solves the problem of latches in synchronous sequential circuits.
- A latch is sensitive to the level of the clock but Flip-Flop is sensitive to the edge of the clock
- A Flip-Flop is also called **edge-triggered** memory element
- It changes its output value at the edge of the clock

### ① D Flip-Flop

- Built using 2 latches in a master-slave configuration
- A master latch (D-type) receives external inputs
- A slave latch (SR-type) receives inputs from the master latch
- Only one latch is enabled at any given time  
when  $CLK=0$  the master is enabled & the D input latched (slave disabled)

when  $CLK=1$  the slave is enabled to generate the output (master is disabled)






output change  
when CLK changes  
from 0 to 1

## Negative Edge-Triggered D Flip Flop

when  $CLK = 1$  the master is enabled and the D input is latched  
(slave disabled)


when  $CLK = 0$  the slave is enabled to generate the outputs  
(master is disabled)



output change  
when CLK changes  
from 1 to 0



# Graphic symbols for Flip Flop




positive edge

negative edge

## D-FF with Asynchronous Set & Reset

- when Flip Flops are powered their initial state is Unknown
- Some Flip-Flops have an Asynchronous Set and/or Reset input
- Set forces  $Q$  to become 1 Independently of the clock
- Reset forces  $Q$  to become 0 Independently of the clock




inputs				outputs	
Set	Reset	Data	clk	Q	$\bar{Q}$
0	1	X	X	1	0
1	0	X	X	0	1
1	1	0	↑	0	1
1	1	1	↑	1	0

rising edge




# JK Flip Flop

- The D Flip Flop is the most commonly used type
- The JK is another type of Flip Flop with inputs: J, K, CLK
- When  $JK = 10 \rightarrow$  Set, When  $JK = 01 \rightarrow$  Reset
- When  $JK = 00 \rightarrow$  No change, When  $JK = 11 \rightarrow$  Inverted output
- JK can be implemented using D FF and gates.



J	K	$Q(t+1)$
0	0	$Q(t)$
0	1	0
1	0	1
1	1	$\overline{Q(t)}$





# Characteristic Equation of the JK Flip Flop

$Q(t)$	J	K	$Q(t+1)$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

لو ملاحظه كند كه K-map از اینجا نشأت می‌گیرد

$$Q(t+1) = J\bar{Q} + \bar{K}Q$$

$$Q'K + \bar{Q}J = Q$$

$$\bar{Q}J = Q$$



$$Q'K$$





# T Flip Flop (Toggle)

- has T and clk inputs
- when  $T=0 \rightarrow$  No change
- when  $T=1 \rightarrow$  Invert outputs
- T Flip Flop **Can** be implemented using JK FF
- it can be also implemented using D-Flip Flop & XOR gate

$$Q(t+1) = JQ' + K'Q$$

$$= TQ' + T'Q \Rightarrow (T \oplus Q) \rightarrow \text{XOR}$$



T	$Q(t+1)$
0	$Q(t)$
1	$\overline{Q(t)}$



# Characteristic Equation of T-Flip Flop

$Q(t)$	$T$	$Q(t+1)$
0	0	0
0	1	1
1	0	1
1	1	0

تغییر T

عکس T

بعد از k-map نتیجه است

$$Q(t+1) = TQ' + T'Q$$

$$= T \oplus Q$$



# Analysis of Clocked Sequential Circuits

Analysis is describing what a given circuit will do

The output of a clocked sequential circuit is determined by

1. Inputs
2. State of the Flip-Flops

## Analysis Procedure:

1. Obtain the equations at the inputs of the Flip-Flops
2. Obtain the next state and the output equations
3. Fill the state table for all possible input and state values
4. Draw the state diagram

## Example 1 :-

❖ Is this a clocked sequential circuit?

**YES!**

❖ What type of Memory?

**D Flip-Flops**

❖ How many state variables?


**Two state variables:  $A$  and  $B$**

❖ What are the Inputs?

**One Input:  $x$**

❖ What are the Outputs?

**One Output:  $y$**





❖ What are the equations on the  $D$  inputs of the flip-flops?

$$D_A = A x + B x$$

$$D_B = A' x$$


❖  $A$  and  $B$  are the **current state**

$$A(t) = A, \quad B(t) = B$$

❖  $D_A$  and  $D_B$  are the **next state**

$$A(t+1) = D_A, \quad B(t+1) = D_B$$

❖ The values of  $A$  and  $B$  will be  $D_A$  and  $D_B$  at the next clock edge



❖ The next state equations define the **next state**

At the **inputs** of the Flip-Flops

❖ Next state equations?


$$A(t+1) = D_A = A x + B x$$

$$B(t+1) = D_B = A' x$$

❖ There is only one output  $y$

❖ What is the output equation?

$$y = (A + B) x'$$





❖ State table shows the Next State and Output in a tabular form

❖ Next State Equations:  $A(t+1) = A x + B x$  and  $B(t+1) = A' x$

❖ Output Equation:  $y = (A + B) x'$

Present State		Input $x$	Next State		Output $y$
$A$	$B$		$A$	$B$	
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0

Another form of the state table

Present State		Next State				Output	
		$x = 0$		$x = 1$		$x = 0$	$x = 1$
$A$	$B$	$A$	$B$	$A$	$B$	$y$	$y$
0	0	0	0	0	1	0	0
0	1	0	0	1	1	1	0
1	0	0	0	1	0	1	0
1	1	0	0	1	0	1	0

$A \cdot x + B \cdot x$   
 $= 1 \cdot 1 + 1 \cdot 1$   
 $1 + 1 = 1$   
 دو صفر  
 $(A+B) x'$   
 ونعوض

❖ State diagram is a graphical representation of a state table


❖ The circles are the states

❖ Two state variable  $\rightarrow$  Four states (ALL values of  $A$  and  $B$ )

❖ Arcs are the state transitions

Labeled with: Input  $x$  / Output  $y$

Present State		Next State				Output	
		$x = 0$		$x = 1$		$x = 0$	$x = 1$
$A$	$B$	$A$	$B$	$A$	$B$	$y$	$y$
0	0	0	0	0	1	0	0
0	1	0	0	1	1	1	0
1	0	0	0	1	0	1	0
1	1	0	0	1	0	1	0





# Combinational versus Sequential Analysis

## Analysis of Combinational Circuits

- ❖ Obtain the Boolean Equations
- ❖ Fill the Truth Table

Output is a function of input only

## Analysis of Sequential Circuits


- ❖ Obtain the Next State Equations
- ❖ Obtain the Output Equations
- ❖ Fill the State Table
- ❖ Draw the State Diagram

Next state is a function of input and current state


Output is a function of input and current state

## Example with Output = Current State

- ❖ Analyze the sequential circuit shown below
- ❖ Two inputs:  $x$  and  $y$
- ❖ One state variable  $A$
- ❖ No separate output  $\rightarrow$  Output = current state  $A$
- ❖ Obtain the next state equation, state table, and state diagram








❖ Flip-Flop Input Equation:

$$D_A = A \oplus x \oplus y$$


❖ Next State Equation:  $A(t + 1) = A \oplus x \oplus y$

Present state	Inputs		Next state
A	x	y	A
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1



Example 3:

## Sequential Circuit with T Flip-Flops



Circuit has two T Flip-Flops

One Input  $x$

One output  $y$

Two state variables:  $A$  and  $B$

**Obtain the T-FF input equations**

**Obtain the next state equations**

**Fill the state table**

**Draw the state diagram**



❖ For D Flip-Flop:  $Q(t + 1) = D$

❖ For T Flip-Flop:  $Q(t + 1) = T \oplus Q(t)$

These equations define the Next State

❖ For JK Flip-Flop:  $Q(t + 1) = J Q'(t) + K' Q(t)$

D Flip-Flop		
$D$	$Q(t+1)$	


0	0	Reset
1	1	Set

T Flip-Flop		
$T$	$Q(t+1)$	

0	$Q(t)$	No change
1	$Q'(t)$	Complement

JK Flip-Flop			
$J$	$K$	$Q(t+1)$	

0	0	$Q(t)$	No change
0	1	0	Reset
1	0	1	Set
1	1	$Q'(t)$	Complement



**T Flip-Flop Input Equations:**

$$T_A = B x$$

$$T_B = x$$

**Next State Equations:**

$$A(t + 1) = T_A \oplus A = (B x) \oplus A$$

$$B(t + 1) = T_B \oplus B = x \oplus B$$

**Output Equation:**

$$y = A B$$



## T Flip-Flop Input Equations:

$$T_A = B x$$

$$T_B = x$$

## Next State Equations:

$$A(t+1) = (B x) \oplus A$$

$$B(t+1) = x \oplus B$$

## Output Equation:


$$y = A B$$

## State Table

Present State		Input $x$	Next State		Output $y$
$A$	$B$		$A$	$B$	
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	1	0
0	1	1	1	0	0
1	0	0	1	0	0
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	1

Notice that the output is a function of the present state only.  
It does **NOT** depend on the input  $x$

Present State		Input $x$	Next State		Output $y$
$A$	$B$		$A$	$B$	
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	1	0
0	1	1	1	0	0
1	0	0	1	0	0
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	1



- ❖ Four States:  $AB = 00, 01, 10, 11$  (drawn as circles)
- ❖ Output Equation:  $y = A B$  (does not depend on input  $x$ )
- ❖ Output  $y$  is shown inside the state circle ( $AB/y$ )



# Ex Sequential Circuit with a JK Flip-Flops

One Input  $x$  and two state variables:  $A$  and  $B$  (outputs of Flip-Flops)


No separate output  $\rightarrow$  Output = Current state  $A B$

**Obtain the JK input equations**

**Obtain the next state equations**

**Fill the state table**

**Draw the state diagram**



**JK Flip-Flop Input Equations:**

$$J_A = B \text{ and } K_A = B x'$$

$$J_B = x' \text{ and } K_B = A \oplus x$$

**Next State Equations:**


$$A(t+1) = J_A A' + K_A' A$$

$$B(t+1) = J_B B' + K_B' B$$

**Substituting:**

$$A(t+1) = B A' + (Bx')' A = A'B + AB' + Ax$$

$$B(t+1) = x'B' + (A \oplus x)' B = B'x' + ABx + A'Bx'$$





# From JK Input Equations to State Table

**JK Input Equations:**  $J_A = B$  ,  $K_A = B x'$  ,  $J_B = x'$  and  $K_B = A \oplus x$


Present State		Input	Next State		Flip-Flop Inputs			
A	B		A	B	$J_A$	$K_A$	$J_B$	$K_B$
0	0	0	0	1	0	0	1	0
0	0	1	0	0	0	0	0	1
0	1	0	1	1	1	1	1	0
0	1	1	1	0	1	0	0	1
1	0	0	1	1	0	0	1	1
1	0	1	1	0	0	0	0	0
1	1	0	0	0	1	1	1	1
1	1	1	1	1	1	0	0	0

# From State Table to State Diagram

Four states:  $A B = 00, 01, 10, \text{ and } 11$  (drawn as circles)

Arcs show the input value  $x$  on the state transition

Present State		Input	Next State	
A	B	x	A	B
0	0	0	0	1
0	0	1	0	0
0	1	0	1	1
0	1	1	1	0
1	0	0	1	1
1	0	1	1	0
1	1	0	0	0
1	1	1	1	1




ما في عنا أوتوب



# Mealy versus Moore Sequential Circuits

There are two ways to design a clocked sequential circuit:

- 1. Mealy Machine:** Outputs depend on present state and inputs
- 2. Moore Machine:** Outputs depend on present state only






## Mealy Machine

- ❖ The outputs are a function of the present state and Inputs
- ❖ The outputs are **NOT** synchronized with the clock
- ❖ The outputs may change if inputs change during the clock cycle
- ❖ The outputs may have momentary false values (called glitches)
- ❖ The correct outputs are present just before the edge of the clock

## Mealy State Diagram

- ❖ An example of a Mealy state diagram is shown on the right
- ❖ Each arc is labeled with:  
**Input / Output**
- ❖ The output is shown on the arcs of the state diagram
- ❖ The output depends on the current state and input
- ❖ Notice that State 11 cannot be reached from the other states






# Moore Machine

- ❖ The outputs are a function of the Flip-Flop outputs only
- ❖ The outputs depend on the current state only
- ❖ The outputs are synchronized with the clock
- ❖ Glitches cannot appear in the outputs (even if inputs change)
- ❖ A given design might mix between Mealy and Moore

## Moore State Diagram

- ❖ An example of a Moore state diagram is shown on the right
- ❖ Arcs are labeled with input only
- ❖ The output is shown inside the state: (State / Output)
- ❖ The output depends on the current state only





# Summary

- ❖ To analyze a clocked sequential circuit:
  1. Obtain the equations at the **Inputs** of the flip-flops
  2. Obtain the **Next State** equations
    - ✧ For a D Flip-Flop, the Next State = D input equation
    - ✧ For T and JK, use the characteristic equation of the Flip-Flop
  3. Obtain the **Output** equations
  4. Fill the **State Table**
    - ✧ Put all the combinations of current state and input
    - ✧ Fill the next state and output columns
  5. Draw the **State Diagram**
- ❖ Two types of clocked sequential circuits: **Mealy** versus **Moore**